IP Library Granted Patent US 8,003,436
Granted Patent B2
US 8,003,436 · App. 12/327,040 · Granted Aug 23, 2011

Stacked organic memory devices and methods of operating and fabricating

Assignee: Spansion LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,003,436
App. No.
12/327,040
Granted
Aug 23, 2011
Kind
B2
Abstract

The present invention provides a multi-layer organic memory device that can operate as a non-volatile memory device having a plurality of stacked and/or parallel memory structures constructed therein. A multi-cell and multi-layer organic memory component can be formed with two or more electrodes having a selectively conductive media between the electrodes forming individual cells, while utilizing a partitioning component to enable stacking of additional memory cells on top of or in association with previously formed cells. Memory stacks can be formed by adding additional layers—respective layers separated by additional partitioning components, wherein multiple stacks can be formed in parallel to provide a high-density memory device.

Claims (26)

1. A method of fabricating at least a first organic memory cell and a second organic memory cell arranged in a vertical manner with respect to each other comprising:

layering an organic material over a first electrode;

depositing a second electrode unto the organic material; and

depositing at least one partition component that isolates the first and second organic memory cells, the at least partition component facilitates access to at least one of the first organic memory cell and the second organic memory cell by being biased in a forward direction.

2. The method of claim 1 , further comprising depositing an antireflective coating on the at least one partition component.

3. The method of claim 1 , further comprising layering a conductivity facilitating passive material over the first electrode prior to layering the organic material.

4. The method of claim 3 , the passive material comprises one or more of copper sulfide, copper oxide, manganese oxide, titanium dioxide, indium oxide, silver sulfide, silver-copper-sulfide complex, gold sulfide, cerium sulfate, ammonium persulfate, iron oxide, lithium complexes, and palladium hydride.

5. The method of claim 1 , further comprising forming the second memory cell on top of the first in a vertical stack arrangement.

6. The method of claim 1 , further comprising etching vertical columns to form a plurality of memory cells.

7. The method of claim 6 , further comprising depositing a dielectric material between memory cells and planarizing the material to the surface of the diode.

8. The method of claim 7 , further comprising layering a word line over the memory cells.

9. The method of claim 6 , further comprising partitioning each memory cell with a partition component.

10. The method of claim 9 , further comprising forming a plurality of columns of memory devices to increase memory device density.

11. The method of claim 1 wherein the partition component further facilitates stacking of memory cells and at least one of reading from or writing to the organic material.

12. The method of claim 1 , the partition component comprises at least one of a diode, a thin-filmed diode (TFD), a zener diode, an LED, a transistor, a thin-filmed transistor (TFT), a Silicon Controlled Rectifier (SCR), Uni Junction Transistor (UJT), and a Field Effect Transistor (FET).

13. The method of claim 1 , the electrodes comprise at least one of copper, copper alloy, silver alloy, aluminum, chromium, germanium, gold, magnesium, manganese, indium, iron, nickel, palladium, platinum, titanium, zinc, alloys thereof, indium-tin oxide, polysilicon, doped amorphous silicon, metal silicides, copper-silver alloy, copper-zinc alloy Hastelloy®, Kovar®, Invar®, Monel®, Inconel®, brass, stainless steel, and magnesium-silver alloy.

14. A tangible computer-readable medium having stored thereon, instructions for fabricating at least a first organic memory cell and a second organic memory cell arranged in a vertical manner with respect to each other comprising:

instructions for layering an organic material over a first electrode;

instructions for depositing a second electrode unto the organic material; and

instructions for depositing at least one partition component that isolates the first and second organic memory cells, the at least partition component facilitates access to at least one of the first organic memory cell and the second organic memory cell by being biased in a forward direction.

15. The tangible computer-readable medium of claim 14 , further comprising instructions for depositing an antireflective coating on the at least one partition component.

16. The tangible computer-readable medium of claim 14 , further comprising instructions for layering a conductivity facilitating passive material over the first electrode prior to layering the organic material.

17. The tangible computer-readable medium of claim 14 , further comprising instructions for forming the second memory cell on top of the first in a vertical stack arrangement.

18. The tangible computer-readable medium of claim 14 , further comprising instructions for etching vertical columns to form a plurality of memory cells.

19. The tangible computer-readable medium of claim 14 , further comprising instructions for depositing a dielectric material between memory cells and planarizing the material to the surface of the diode.

20. The tangible computer-readable medium of claim 14 , further comprising instructions for layering a word line over the memory cells.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036050/0337 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
Continuity (4)
Division 11251999 · Oct 17, 2005
Continuation 10848679 · May 19, 2004
Continuation 10287612 · Nov 4, 2002
Related Publication 20090081824A1 · Mar 26, 2009