Phase locked loop device and method thereof
View Patent ↗A phase locked loop device includes a phase detector that measures a difference in phase between a reference clock signal and an output clock signal provided to a device module. The phase detector provides a pulse having a width indicative of the phase difference. If the phase difference exceeds one of a plurality of threshold values, an indicator can be asserted. Based on the indicator, a control module can take remedial action, such as providing a different clock signal to the device module or triggering an interrupt at a processor device.
1. A method, comprising:
receiving a reference clock signal at a first phase lock loop;
in response to determining a first phase difference between a reference clock signal and an output clock signal of the first phase lock loop exceeds a first threshold, asserting a first indicator;
in response to determining the first phase difference exceeds a second threshold, asserting a second indicator different from the first indicator;
providing the output clock signal of the first phase lock loop to a first device;
in response to assertion of the first indicator, providing a first clock signal to the first device; and
in response to assertion of the second indicator, providing a second clock signal to the first device.
2. The method of claim 1 , wherein the second clock signal is the reference clock signal.
3. The method of claim 2 , wherein the second clock signal comprises an output clock signal of a second phase lock loop.
4. The method of claim 1 , further comprising providing an interrupt to a first processor device in response to the first indicator.
5. The method of claim 1 , further comprising resetting a first processor device in response to the first indicator.
6. The method of claim 1 , further comprising:
in response to determining the first phase difference exceeds a third threshold, asserting a third indicator different from the first indicator and different from the second indicator.
7. The method of claim 1 , wherein the first threshold and the second threshold are programmable values.
8. The method of claim 1 , further comprising:
selecting the first indicator from a plurality of indicators based on a programmable selection value.
9. The method of claim 1 , wherein asserting the first indicator comprises asserting the first indicator in response to determining the first phase difference has exceeded the first threshold for a first amount of time.
10. The method of claim 9 , wherein the first amount of time is based on a programmable time value.
11. The method of claim 9 , wherein asserting the second indicator comprises asserting the second indicator in response to determining the first phase difference has exceeded the second threshold for a second amount of time.
12. A method, comprising:
receiving a reference clock signal at a first lock loop;
in response to determining a first phase difference between a reference clock signal and an output clock signal of the first phase lock loop exceeds a first threshold for a first amount of time, asserting a first indicator;
in response to determining the first phase difference exceeds the first threshold for a second amount of time, asserting a second indicator different from the first indicator;
providing the output clock signal of the first phase lock loop to a first device;
in response to assertion of the first indicator, providing a first clock signal to the first device; and
in response to assertion of the second indicator, providing a second clock signal to the first device.
13. The method of claim 12 , further comprising:
receiving a reference clock signal at a first phase lock loop;
in response to determining the first phase difference exceeds a third threshold, asserting a third indicator different from the first indicator and the second indicator.
14. The method of claim 12 , wherein the second clock signal is the reference clock signal.
15. The method of claim 14 , wherein the second clock signal comprises an output clock signal of a second phase lock loop.
16. The method of claim 12 , further comprising providing an interrupt to a first processor device in response to the first indicator.
17. The method of claim 12 , further comprising resetting a first processor device in response to the first indicator.
18. A device, comprising:
a phase lock loop comprising an input to receive a reference clock signal, a first output of the phase lock loop to provide an output clock signal, and a second output of the phase lock loop to provide a phase difference signal indicative of a first phase difference between the reference clock signal and the output clock signal; and
a compare module comprising an input coupled to the second output of the phase lock loop, a first output of the compare module configured to provide an asserted signal in response to the first phase difference exceeding a first threshold and a second output of the compare module configured to provide an asserted signal in response to the first phase difference exceeding a second threshold;
a first clock signal provided to a first device in response to an indication of the first phase difference exceeding a first threshold; and
a second clock signal provided to the first device in response to an indication of the phase difference exceeding a second threshold.
19. The device of claim 18 , further comprising an interrupt signal provided to a first processor device in response to the indication of the first phase difference exceeding a first threshold.
20. The device of claim 18 , further comprising a reset signal provided to a first processor device in response to the indication of the first phase difference exceeding a first threshold.