IP Library Granted Patent US 8,593,447
Granted Patent B2
US 8,593,447 · App. 12/794,158 · Granted Nov 26, 2013

Voltage adjustment circuit and display device driving circuit

Inventors: Katashi Hasegawa (Kasugai, JP); Masaya Mizutani (Kasugai, JP)
Assignee: Spansion LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,593,447
App. No.
12/794,158
Granted
Nov 26, 2013
Kind
B2
Abstract

A voltage adjustment circuit for adjusting a voltage to be supplied to scanning lines of a display device includes a slope adjustment circuit configured to adjust a slope of a decrease in the voltage based on data that is externally input, and a clamp voltage adjustment circuit configured to adjust a voltage value at which the voltage is clamped based on the data.

Claims (15)

1. A voltage adjustment circuit for adjusting a voltage to be supplied to scanning lines of a display device, the voltage adjustment circuit comprising:

a slope adjustment circuit configured to adjust a slope of a decrease in the voltage based on data that is externally input;

a clamp voltage adjustment circuit configured to adjust a voltage value at which the voltage is clamped based on the data; and

a delay setting circuit configured to set a time period until the decrease in the voltage starts based on the data,

wherein the delay setting circuit comprises: a second capacitor configured to be charged with constant current; a Digital-to-Analog converter configured to convert the data into an analog voltage; a comparator configured to compare the charged voltage of the second capacitor with the analog voltage; and a logic circuit configured to generate a trigger that causes a decrease in the voltage to be started based on an output signal of the comparator.

2. The voltage adjustment circuit according to claim 1 , wherein the slope adjustment circuit comprises: a first capacitor; a charging current adjustment circuit configured to adjust charging current to be supplied to the first capacitor; and an output circuit configured to output, as the voltage, a voltage corresponding to a charged voltage of the first capacitor.

3. The voltage adjustment circuit according to claim 1 , wherein the clamp voltage adjustment circuit comprises a resistance adjustment circuit configured to adjust a combined resistance between an output terminal and a power supply based on the data.

4. A display device comprising:

scanning lines;

a gate driver configured to drive the scanning lines; and

a voltage adjustment circuit configured to adjust a voltage to be supplied to the gate driver, wherein the voltage adjustment circuit comprises:

a slope adjustment circuit configured to adjust a slope of a decrease in the voltage based on data that is externally input;

a clamp voltage adjustment circuit configured to adjust a voltage value at which the voltage is clamped based on the data; and

a delay setting circuit configured to set a time period until the decrease in the voltage starts based on the data,

wherein the delay setting circuit comprises: a second capacitor configured to be charged with constant current; a Digital-to-Analog converter configured to convert the data into an analog voltage; a comparator configured to compare the charged voltage of the second capacitor with the analog voltage; and a logic circuit configured to generate a trigger that causes a decrease in the voltage to be started based on an output signal of the comparator.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded Dec 22, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 044949/0962 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 044938/0360 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2010
From: HASEGAWA, KATASHI; MIZUTANI, MASAYA
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024506/0330 →
Priority Claims (1)
JP 2009-136201 · Jun 5, 2009 · national
Continuity (1)
Related Publication 20100309190A1 · Dec 9, 2010