IP Library Granted Patent US 9,553,567
Granted Patent B2
US 9,553,567 · App. 13/908,781 · Granted Jan 24, 2017

Fast settling charge pump with frequency hopping

Inventor: Dharma Reddy Kadam (Jamestown, NC)
Assignee: Qorvo US, Inc.
H03K3/0315H02M3/07H02M2001/0012
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,553,567
App. No.
13/908,781
Granted
Jan 24, 2017
Kind
B2
Abstract

Embodiments provide, among other things, a circuit including a frequency generator and a charge pump. In embodiments, the frequency generator may be configured to provide the charge pump with a clock signal at a first frequency for a predefined period of time. Thereafter, the frequency generator may provide the charge pump with a clock signal at one or more other frequencies. In embodiments, the first frequency may enable the charge pump to settle in a reduced period of time when compared with the one or more other frequencies.

Claims (33)

1. A circuit comprising:

a radio frequency (RF) switch having an energy management core, wherein the energy management core includes:

a charge pump; and

an oscillator coupled with the charge pump, wherein the oscillator provides a clock signal to the charge pump, and the oscillator is configured to generate the clock signal at a predefined frequency based upon an input signal received by the oscillator; and

a counter coupled with the oscillator, wherein the counter provides the input signal to the oscillator, and the counter is configured to provide, to the oscillator, a first signal as the input signal to cause the oscillator to generate the clock signal at a first frequency for a predefined period of time and thereafter the counter is configured to provide a plurality of other signals as the input signal to cause the oscillator to generate the clock signal at a plurality of other frequencies in a pattern, wherein:

the first frequency enables a reduction in settle time associated with the charge pump when compared with each of the plurality of other frequencies, and

dithering the plurality of other frequencies in the pattern enables a reduction of spurious emissions.

2. The circuit of claim 1 , wherein the one or more other signals are a plurality of signals and wherein the counter is further configured to, after the predefined period of time, cycle through the plurality of signals in the cycle to cause the oscillator to cyclically generate the clock signal at a respective plurality of frequencies.

3. The circuit of claim 2 , wherein the plurality of signals and the plurality of frequencies, are cycled through in a predefined order that reduces spurious frequency emissions.

4. The circuit of claim 1 , wherein application of the plurality of other frequencies results in a reduction in power consumption of the circuit as compared to a persistent application of the first frequency.

5. The circuit of claim 4 , wherein the settle time associated with the charge pump is 5 microseconds (μs) or less when the charge pump is provided with a clock signal at the first frequency.

6. The circuit of claim 1 , wherein the charge pump is a negative charge pump.

7. The circuit of claim 1 , wherein the charge pump is a positive charge pump.

8. A communication device comprising:

a transceiver; and

a radio frequency (RF) switch, coupled with the transceiver, the radio frequency switch having an energy management core, wherein the energy management core includes:

a charge pump;

an oscillator coupled with the charge pump, wherein the oscillator provides a clock signal to the charge pump, and the oscillator is configured to generate the clock signal at a frequency based upon an input signal received by the oscillator;

a counter coupled with the oscillator, wherein the counter provides the input signal to the oscillator, and the counter is configured to provide, to the oscillator, upon power on of the energy management core, a first signal as the input signal to cause the oscillator to generate the clock signal at a first frequency for a predefined period of time, and thereafter the counter is configured to provide a plurality of other signals as the input signal to cause the oscillator to generate the clock signal at a plurality of other frequencies in a dithering pattern, wherein the first frequency enables a reduction in settle time associated with the charge pump when compared with each of the plurality of other frequencies, and the plurality of other frequencies in the dithering pattern enable a reduction of spurious emissions.

9. The communication device of claim 8 , wherein the plurality of other signals are a plurality of signals and the counter is further configured to, after the predefined period of time, cycle through the plurality of signals, to cause the oscillator to cyclically generate the clock signal at a respective plurality of frequencies.

10. The communication device of claim 9 , wherein the plurality of signals and the respective plurality of frequencies, are cycled through the dithering cycle in a predefined order that reduces spurious frequency emissions.

11. The communication device of claim 8 , wherein the application of the plurality of other frequencies results in a reduction in power consumption of the energy management core as compared to a persistent application of the first frequency.

12. The communication device of claim 11 , wherein the settle time associated with the charge pump is 5 microseconds (μs) or less when the charge pump is provided with a clock signal at the first frequency.

13. The communication device of claim 8 , wherein the RF switch is a silicon on insulator (SOI) switch.

14. The communication device of claim 8 , wherein the RF switch is a pseudomorphic high-electron mobility transistor (PHEMT) switch.

15. A method comprising:

providing a transceiver and an RF switch coupled with the transceiver, the RF switch having an energy management core;

providing, by a counter of the energy management core, upon power on of the energy management core, a first signal, during a first period of time, as an input signal to an oscillator of the energy management core, wherein the first signal is to cause the oscillator to generate a clock signal at a first frequency to be applied to a charge pump of the energy management core; and

providing, by the counter, after the first period of time, a plurality of other signals in a dithering pattern, as the input signal to the oscillator, to cause the oscillator to generate the clock signal at a plurality of other frequencies, wherein the first frequency is calculated to reduce a settle time associated with the charge pump when compared with each of the plurality of other frequencies, and the plurality of other frequencies in the dithering pattern enable a reduction of spurious emissions.

16. The method of claim 15 , further comprising cycling through the plurality of signals, after the predefined period of time, to cause the oscillator to cyclically generate the clock signal at a respective plurality of frequencies in the dithering pattern.

17. The method of claim 16 , wherein the plurality of signals and the respective plurality of frequencies in the dithering pattern, are cycled through in a predefined order that reduces spurious frequency emissions.

18. The method of claim 16 , wherein the application of the plurality of other frequencies results in a reduction in power consumption of the energy management core as compared to a persistent application of the first frequency.

19. The method of claim 18 , wherein the settle time associated with the charge pump is 5 microseconds (μs) or less when the charge pump is provided with a clock signal at the first frequency.

Assignments (2)
MERGER Recorded Jun 16, 2016
From: TRIQUINT SEMICONDUCTOR, INC.
To: QORVO US, INC.
Reel/Frame 039050/0193 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 3, 2013
From: KADAM, DHARMA REDDY
To: TRIQUINT SEMICONDUCTOR, INC.
Reel/Frame 030536/0148 →
Continuity (1)
Related Publication 20140354340A1 · Dec 4, 2014