IP Library Granted Patent US 8,912,069
Granted Patent B2
US 8,912,069 · App. 13/941,750 · Granted Dec 16, 2014

Semiconductor device with STI and method for manufacturing the semiconductor device

Inventors: Taiji Ema (Yokohama, JP); Kazuhiro Mizutani (Yokohama, JP)
Assignee: Fujitsu Semiconductor Limited
H01L29/788H01L27/11575H01L27/11536H01L27/11526H01L27/11548H01L21/76232H01L21/762H01L29/7881H01L29/42336H01L27/11546H01L27/105
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,912,069
App. No.
13/941,750
Granted
Dec 16, 2014
Kind
B2
Abstract

A semiconductor device includes: a semiconductor substrate having first and second areas; an STI isolation region being made of an isolation trench formed in the semiconductor substrate and an insulating film burying the isolation trench and defining a plurality of active regions in the first and second areas; a first structure formed on an area from the active region in the first area to a nearby STI isolation region and having a first height; and a second structure formed on an area from the active region in the second area to a nearby STI isolation region and having a second height, wherein the surface of the said STI isolation region in the first area is lower than the surface of said STI isolation region in the second area.

Claims (14)

1. A method for manufacturing a semiconductor device comprising:

forming a mask pattern on a semiconductor substrate that includes a memory cell area and a logic circuit area;

forming an isolation trench, that defines a first active region of the semiconductor substrate in the memory cell area and a second active region of the semiconductor substrate in the logic circuit area, in the semiconductor substrate, the mask pattern being located on the first active region and the second active region;

forming an isolation material film in the isolation trench;

forming a resist pattern that covers the isolation material film in the logic circuit area;

implanting ions to the first active region using the resist pattern as a mask;

removing part of the isolation material film in the memory cell area using the resist pattern as a mask; and

removing the resist pattern and the mask pattern after the implanting ions and the removing part of the isolation material film.

2. The method for manufacturing a semiconductor device according to claim 1 ,

wherein the forming the isolation trench is performed using the mask pattern as a mask.

3. The method for manufacturing a semiconductor device according to claim 2 , wherein the forming the isolation trench is performed by dry etching using the mask pattern as a mask.

4. The method for manufacturing a semiconductor device according to claim 1 , wherein in area subjected to the removing part of the isolation material film, the isolation material film in the memory cell area remains and becomes thinner than the isolation material film in the logic circuit area.

5. The method for manufacturing a semiconductor device according to claim 1 , wherein the mask pattern includes silicon nitride.

6. The method for manufacturing a semiconductor device according to claim 1 , wherein the implanting ions to the first active region is done through the mask pattern.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2025
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073964/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2024
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 069454/0333 →
MERGER Recorded May 24, 2023
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU LIMITED
Reel/Frame 064221/0545 →
CHANGE OF NAME AND CHANGE OF ADDRESS Recorded Jul 16, 2020
From: AIZU FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053481/0962 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2020
From: FUJITSU SEMICONDUCTOR LIMITED
To: AIZU FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053209/0468 →
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
Continuity (4)
Division 13164297 · Jun 20, 2011
Division 12343831 · Dec 24, 2008
Continuation PCTJP2006313083 · Jun 30, 2006
Related Publication 20130302967A1 · Nov 14, 2013