IP Library Granted Patent US 8,900,928
Granted Patent B2
US 8,900,928 · App. 13/969,207 · Granted Dec 2, 2014

Semiconductor device and programming method

Inventors: Koji Taya (Tokyo, JP); Masanori Onodera (Tokyo, JP)
Assignee: Spansion LLC
H01L21/56B29C45/02B29C45/1671H01L21/565H01L23/3128H01L23/3135H01L24/48H01L25/0657H01L25/50H01L23/28B29C45/14655H01L2224/05599H01L2224/32145H01L2224/48091H01L2224/48227H01L2224/48247H01L2224/85399H01L2225/0651H01L2924/01004H01L2924/01013H01L2924/01029H01L2924/01082H01L2924/014H01L2924/15311H01L2924/1815H01L2924/3025H01L2924/00014H01L2924/01005H01L2924/01006H01L2924/01033H01L23/552
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,900,928
App. No.
13/969,207
Granted
Dec 2, 2014
Kind
B2
Abstract

The present invention include a semiconductor device and a method therefor, the method includes disposing a sheet-shaped resin at a side opposite to the chip mounting portion mounting semiconductor chips to be mounted on the chip mounting portion, and forming a resin sealing portion between the sheet-shaped resin and the chip mounting portion, to seal the semiconductor chips. According to an aspect of the present invention, it is possible to provide a semiconductor device and a fabrication method therefor, by which it is possible to reduce the size of the package and to prevent the generation of an unfilled portion in a resin sealing portion or a filler-removed portion or to prevent the exposure of wire from the resin sealing portion.

Claims (37)

1. A method for fabricating a semiconductor device comprising:

mounting a semiconductor chip on a chip mounting portion;

disposing a sheet-shaped resin in contact with the semiconductor chip;

coupling a wire between the semiconductor chip and the chip mounting portion, wherein the wire is partially embedded in the sheet-shaped resin; and

forming a resin sealing portion between the sheet-shaped resin and the chip mounting portion, to seal the semiconductor chip.

2. The method as claimed in claim 1 , wherein disposing the sheet-shaped resin comprises disposing the sheet-shaped resin on a surface of a die to seal the semiconductor chip, the surface opposing the semiconductor chip.

3. The method as claimed in claim 2 , wherein forming the resin sealing portion includes:

disposing an uncured resin between the sheet-shaped resin and the semiconductor chip; and

sealing the semiconductor chip with the uncured resin.

4. The method as claimed in claim 1 , wherein forming the resin sealing portion comprises forming the resin sealing portion by transfer molding.

5. The method as claimed in claim 1 , wherein the sheet-shaped resin does not include a filler.

6. The method as claimed in claim 1 , wherein forming the resin sealing portion comprises partially forming the resin sealing portion between the sheet-shaped resin and the semiconductor chip.

7. The method as claimed in claim 1 , wherein disposing the sheet-shaped resin comprises disposing a sheet-shaped resin at a side of the semiconductor chip opposite to the chip mounting portion.

8. The method as claimed in claim 1 , wherein the semiconductor chip comprises stacked semiconductor chips.

9. A system comprising:

means for mounting a semiconductor chip on a chip mounting portion;

means for disposing the sheet-shaped resin comprises disposing the sheet-shaped resin in contact with the semiconductor chip;

means for coupling a wire between the semiconductor chip and the chip mounting portion, wherein the wire is partially embedded in the sheet-shaped resin;

means for forming a resin sealing portion between the sheet-shaped resin and the chip mounting portion, to seal the semiconductor chip.

10. The system as claimed in claim 9 , wherein the disposing of the sheet-shaped resin comprises disposing the sheet-shaped resin on a surface of a die to seal the semiconductor chip, the surface opposing the semiconductor chip.

11. The method as claimed in claim 10 , wherein the means for forming the resin sealing portion includes:

means for disposing an uncured resin between the sheet-shaped resin and the semiconductor chip; and

means for sealing the semiconductor chip with the uncured resin.

12. The method as claimed in claim 9 , wherein the resin sealing portion is formed by transfer molding.

13. The method as claimed in claim 9 , wherein the sheet-shaped resin does not include a filler.

14. The method as claimed in claim 9 , wherein forming the resin sealing portion comprises partially forming the resin sealing portion between the sheet-shaped resin and the semiconductor chip.

15. The method as claimed in claim 9 , wherein the disposing of the sheet-shaped resin comprises disposing a sheet-shaped resin at a side of the semiconductor chip opposite to the chip mounting portion.

16. The method as claimed in claim 9 , wherein the semiconductor chip comprises stacked semiconductor chips.

17. A method for fabricating a semiconductor device comprising:

mounting a semiconductor chip on an upper die portion;

disposing a sheet-shaped resin on a lower die portion, wherein the sheet-shaped resin is disposed in contact with the semiconductor chip;

coupling a wire between the semiconductor chip and the chip mounting portion, wherein the wire is partially embedded in the sheet-shaped resin;

assembling the upper die portion and the lower die portion; and

sealing the semiconductor chip with a sealing resin, wherein the sealing resin forms a resin sealing portion between the sheet-shaped resin and the upper die portion, to seal the semiconductor chip.

18. The method as claimed in claim 17 , wherein the resin sealing portion is formed by transfer molding.

19. The method as claimed in claim 17 , wherein the sheet-shaped resin does not include a filter.

20. The method as claimed in claim 17 , wherein the semiconductor chip comprises stacked semiconductor chips.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
Priority Claims (1)
WO PCT/JP2006/300543 · Jan 17, 2006 · international
Continuity (4)
Continuation 12900370 · Oct 7, 2010
Continuation 12491092 · Jun 24, 2009
Division 11654703 · Jan 17, 2007
Related Publication 20140035170A1 · Feb 6, 2014