IP Library Patent Application 14790248
Patent Application
App. No. 14/790,248

METHOD FOR IMPLEMENTING "INSTANT BOOT" IN A CUSTOMIZABLE SOC

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/790,248
Abstract

A method for implementing an instant boot function in a customizable system on a chip (SoC) integrated circuit having an application specific integrated circuit portion including configuration registers includes providing a field programmable gate array fabric on the SoC, providing non-volatile memory cells on the SoC, and initializing the configuration registers using data from the non-volatile memory cells during a system reset mode of operation of the integrated circuit.

Claims (23)

1 . A method for implementing an instant boot function in a customizable system on a chip (SoC) integrated circuit having an application specific integrated circuit portion including configuration registers, comprising:

providing a field programmable gate array fabric on the SoC integrated circuit;

providing non-volatile memory cells on the SoC integrated circuit; and

initializing the configuration registers using data from the non-volatile memory cells during a system reset mode of operation of the SoC integrated circuit.

2 . The method of claim 1 , further comprising programming at least one of the non-volatile memory cells with data at the time of manufacture of the integrated circuit.

3 . The method of claim 1 , further comprising:

enabling programming of at least one of the non-volatile memory cells with data by entering a key into the SoC integrated circuit; and

programming the at least one of the non-volatile memory cells with data after enabling programming of the at least one of the non-volatile memory cells.

4 . The method of claim 1 , further comprising:

identifying at least one user-programmable non-volatile memory cell;

accepting programming data from a user for the at least one of the user-programmable non-volatile memory cells; and

programming the at least one of the user-programmable non-volatile memory cells with the programming data accepted from the user.

5 . The method of claim 1 , further comprising:

providing a factory test mode on the SoC integrated circuit; and

accepting write access commands and factory test mode data in the SoC integrated circuit from test software while in factory test mode,

wherein initializing the configuration registers using data from the non-volatile memory cells during a system reset mode of operation of the SoC integrated circuit is performed only if the SoC integrated circuit is not in the factory test mode, and initializing the configuration registers using data from the factory test mode data during the system reset mode of operation of the SoC integrated circuit if the SoC integrated circuit is in the factory test mode.

6 . The method of claim 4 , further comprising:

providing a dynamic register associated with at least one of the configuration registers; and

inhibiting initializing the at least one of the configuration registers if the dynamic register contains a preselected logic level.

7 . The method of claim 4 , further comprising:

determining during the reset mode of operation whether a programming operation for a field programmable gate array section of the SoC integrated circuit has been completed; and

initializing the configuration registers using data from the non-volatile memory cells during a system reset mode of operation of the SoC integrated circuit only after the field programmable gate array section of the SoC integrated circuit has been programmed.

8 . The method of claim 7 , wherein at least one of the configuration registers is writable during normal operation of the SoC integrated circuit.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.), INC.; MICROSEMI FREQUENCY AND TIME CORPORATION; MICROSEMI COMMUNICATIONS, INC.; MICROSEMI SOC CORP.; MICROSEMI CORP. - POWER PRODUCTS GROUP; MICROSEMI CORP. - RF INTEGRATED SOLUTIONS
Reel/Frame 046251/0391 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC. (F/K/A LEGERITY, INC., ZARLINK SEMICONDUCTOR (V.N.) INC., CENTELLAX, INC., AND ZARLINK SEMICONDUCTOR (U.S.) INC.); MICROSEMI FREQUENCY AND TIME CORPORATION (F/K/A SYMMETRICON, INC.); MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION); MICROSEMI SOC CORP. (F/K/A ACTEL CORPORATION); MICROSEMI CORP. - POWER PRODUCTS GROUP (F/K/A ADVANCED POWER TECHNOLOGY INC.); MICROSEMI CORP. - RF INTEGRATED SOLUTIONS (F/K/A AML COMMUNICATIONS, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037691/0697 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: MURPHY, CIARAN; BRYANT, IAN; BAKKER, GREGORY WILLIAM; MORIN, TIMOTHY J.
To: MICROSEMI SOC CORPORATION
Reel/Frame 035970/0153 →