IP Library Granted Patent US 9,721,921
Granted Patent B2
US 9,721,921 · App. 15/012,346 · Granted Aug 1, 2017

Semiconductor device and method of bonding semiconductor die to substrate in reconstituted wafer form

Inventors: KyungMoon Kim (Gyeonggi-do, KR); KooHong Lee (Seoul, KR); JaeHak Yee (Seoul, KR); YoungChul Kim (Kyoungki-do, KR); Lan Hoang (San Jose, CA); Pandi C. Marimuthu (Singapore, SG); Steve Anderson (San Ramon, CA); HunTeak Lee (Gyeonggi-do, KR); HeeJo Chi (Kyoungki-do, KR)
Assignee: STATS ChipPAC Pte. Ltd.
H01L24/97H01L21/561H01L21/563H01L21/78H01L23/3142H01L23/49816H01L23/49827H01L24/11H01L24/16H01L24/81H01L21/565H01L23/3128H01L24/13H01L24/83H01L2224/0401H01L2224/05611H01L2224/05624H01L2224/05639H01L2224/05644H01L2224/05647H01L2224/05655H01L2224/11002H01L2224/1134H01L2224/13023H01L2224/13124H01L2224/13139H01L2224/13144H01L2224/13147H01L2224/16225H01L2224/16227H01L2224/2919H01L2224/73204H01L2224/7598H01L2224/81005H01L2224/81191H01L2224/81193H01L2224/81203H01L2224/81815H01L2224/83102H01L2224/83192H01L2224/97H01L2924/01322H01L2924/12041H01L2924/12042H01L2924/1306H01L2924/13091H01L2924/15311H01L2924/181H01L2924/18161
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,721,921
App. No.
15/012,346
Granted
Aug 1, 2017
Kind
B2
Abstract

A semiconductor device has a plurality of semiconductor die disposed over a carrier. An electrical interconnect, such as a stud bump, is formed over the semiconductor die. The stud bumps are trimmed to a uniform height. A substrate includes a bump over the substrate. The electrical interconnect of the semiconductor die is bonded to the bumps of the substrate while the semiconductor die is disposed over the carrier. An underfill material is deposited between the semiconductor die and substrate. Alternatively, an encapsulant is deposited over the semiconductor die and substrate using a chase mold. The bonding of stud bumps of the semiconductor die to bumps of the substrate is performed using gang reflow or thermocompression while the semiconductor die are in reconstituted wafer form and attached to the carrier to provide a high throughput of the flipchip type interconnect to the substrate.

Claims (42)

1. A method of making a semiconductor device, comprising:

providing a reconstituted panel including a plurality of semiconductor die;

disposing the reconstituted panel over a substrate;

bonding the semiconductor die to the substrate;

depositing an encapsulant around the semiconductor die after bonding the semiconductor die to the substrate; and

singulating the substrate after bonding the semiconductor die to the substrate.

2. The method of claim 1 , further including forming an interconnect structure over the semiconductor die, wherein bonding the semiconductor die to the substrate further includes bonding the interconnect structure to the substrate.

3. The method of claim 2 , wherein the interconnect structure includes a stud bump.

4. The method of claim 1 , further including depositing the encapsulant between the semiconductor die and substrate.

5. A method of making a semiconductor device, comprising:

providing a reconstituted panel by,

providing a carrier,

singulating a plurality of semiconductor die from a semiconductor wafer, and

disposing the semiconductor die over the carrier after singulating the semiconductor die;

forming a first interconnect structure over the semiconductor die while the semiconductor die are disposed over the carrier; and

disposing the reconstituted panel over a substrate.

6. The method of claim 5 , further including bonding the first interconnect structure to the substrate while the semiconductor die are disposed over the carrier.

7. The method of claim 5 , further including bonding the first interconnect structure to the substrate using thermocompression.

8. The method of claim 5 , further including depositing an insulating material between the semiconductor die and substrate.

9. A semiconductor device, comprising:

a substrate;

a reconstituted panel including a plurality of semiconductor die disposed side-by-side over the substrate; a first interconnect structure bonded between the substrate and the semiconductor die; and a second interconnect structure formed over the substrate opposite the semiconductor die;

a third interconnect structure formed over the substrate with the first interconnect structure bonded to the third interconnect structure.

10. The semiconductor device of claim 9 , wherein the first interconnect structure includes a stud bump and the second interconnect structure includes a bump.

11. The semiconductor device of claim 9 , wherein the reconstituted panel further includes a carrier, wherein the plurality of semiconductor die are disposed on the carrier.

12. The semiconductor device of claim 9 , wherein the substrate includes a printed circuit board.

13. The semiconductor device of claim 9 , further including an encapsulant or an underfill material deposited between the plurality of semiconductor die and the substrate.

14. The method of claim 1 , further including bonding the semiconductor die to the substrate metallurgically.

15. The method of claim 3 , further including forming a conductive bump on the substrate opposite the semiconductor die.

16. The method of claim 8 , further including depositing the insulating material extending between two adjacent semiconductor die.

17. A method of making a semiconductor device, comprising:

providing a plurality of semiconductor die;

disposing the semiconductor die on a carrier;

disposing the semiconductor die and carrier over a substrate;

depositing an encapsulant over the semiconductor die between the substrate and carrier; and

singulating the substrate after depositing the encapsulant.

18. The method of claim 17 , further including bonding the semiconductor die to the substrate using a first interconnect structure.

19. The method of claim 18 , wherein the first interconnect structure includes a stud bump.

20. The method of claim 18 , further including depositing the encapsulant between the substrate and semiconductor die around the first interconnect structure.

21. The method of claim 18 , further including forming a second interconnect structure over the substrate opposite the semiconductor die.

22. The method of claim 21 , wherein the first interconnect structure includes a stud bump and the second interconnect structure includes a solder bump.

23. The method of claim 17 , wherein the substrate includes a printed circuit board (PCB).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
Continuity (3)
Continuation 14039092 · Sep 27, 2013
Provisional Application 61740404 · Dec 20, 2012
Related Publication 20160163675A1 · Jun 9, 2016