IP Library Granted Patent US 10,031,825
Granted Patent B2
US 10,031,825 · App. 15/022,495 · Granted Jul 24, 2018

Electronic device having multiplexed input/output terminals

Inventors: Vladimir Litovtchenko (Ebersberg, DE); Josef Maria Joachim Kruecken (Munich, DE)
Assignee: NXP USA, Inc.
G06F11/3051G06F11/2221G06F11/3041H03K5/04H03K19/1737G01R31/31723
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,031,825
App. No.
15/022,495
Granted
Jul 24, 2018
Kind
B2
Abstract

An electronic device has terminals for interfacing internal signals to other electronic devices. Each terminal is electrically coupled to a terminal driver and a terminal control circuit for receiving a terminal configuration defining the properties and multiplexing of the terminal. The actual configuration of the terminal driver is set according to the terminal configuration. The device has at least one terminal checker arranged for comparing the actual configuration to at least one check configuration, the check configuration defining a configuration of the terminal driver that is either allowed or not allowed, and for, when said comparing indicates a not allowed configuration, setting the actual configuration to a default configuration. Advantageously safe operation of the device in a system is achieved by monitoring the configuration of the multiplexed terminals, and switching to a default configuration when in error.

Claims (49)

1. An electronic device, the device comprising:

at least one terminal arrangement to interface internal signals in the electronic device to external signals of other electronic devices via a terminal,

the terminal arrangement comprising the terminal, a terminal driver and a terminal control circuit,

the terminal control circuit including a storage unit to store pad multiplexor configuration data, a pad multiplexor, and a terminal checker including a first section coupled between a storage unit and a pad multiplexor and a second section coupled between the pad multiplexor and pads of the electronic device, the terminal control circuit configured to receive a terminal configuration, the terminal configuration defining properties of the terminal driver,

the terminal driver being coupled to the terminal control circuit configured to set an actual configuration of the terminal driver according to the terminal configuration, and the electronic device, the terminal checker configured to

compare the actual configuration to at least one check configuration, wherein the comparison between the actual configuration and the check configuration includes: the terminal checker to compare control signals being routed to a pad multiplexor to control signals defined in the check configuration, and to compare electrical properties of pads of the terminal arrangement to electrical properties of the pads defined in the check configuration, the check configuration defining a configuration of the terminal driver that is either allowed or not allowed,

and when the configuration of the terminal driver is a not allowed configuration, set the actual configuration to a default configuration.

2. The Device as claimed in claim 1 , wherein the terminal checker comprises a pad control checker to compare the actual configuration to at least one pad configuration comprised in the check configuration,

the pad configuration defines electrical properties of the terminal driver as experienced by the external signals via the terminal,

and when the configuration of the terminal driver is a not allowed configuration, set the actual configuration to a default pad configuration comprised in the default configuration.

3. The Device as claimed in claim 1 , wherein the terminal checker comprises a multiplex checker that compares the actual configuration to at least one multiplex configuration comprised in the check configuration,

the at least one multiplexing configuration defines multiplexing properties of the terminal driver for coupling at least one of the internal signals to the terminal,

and, when said comparing indicates a not allowed configuration, sets the actual configuration to a default multiplexing configuration comprised in the default configuration.

4. The Device as claimed in claim 1 , wherein the device comprises multiple terminal arrangements and a fault manager unit, and respective terminal checkers generate respective compare result signals coupled to the fault manager unit arranged that, upon receiving one or more of the compare result signals indicate a not allowed configuration, perform a fault management function.

5. The Device as claimed in claim 4 , wherein the fault manager unit performs the fault management function comprising at least one of:

initialization by sending the terminal configuration to the terminal control circuit;

error handling by correcting the indicated not allowed configuration and/or storing error data;

engaging a safe mode by sending a safe mode terminal configuration to the terminal control circuit.

6. The Device as claimed in claim 4 , wherein the fault manager unit comprises a processor programmed to perform the fault management function.

7. The Device as claimed in claim 1 , wherein the terminal checker comprises a compare enable input that,

upon receiving a enable signal, compares the actual configuration and, based thereon, sets the default configuration, and,

upon receiving a disable signal, sets the actual configuration of the terminal driver according to the terminal configuration irrespective of whether the configuration of the terminal driver is an allowed configuration.

8. The Device as claimed in claim 1 , wherein the terminal checker retrieves multiple check configurations from a database.

9. The Device as claimed in claim 1 , wherein the terminal checker receives at least one default configuration and stores the default configuration.

10. The Device as claimed in claim 1 , wherein the terminal checker comprises at least one preset default configuration.

11. The Device as claimed in claim 1 , wherein the terminal checker comprises at least one aggregated check configuration, the aggregated check configuration defining a combination of multiple configurations of respective multiple terminal drivers that are either allowed or not allowed.

12. The Device as claimed in claim 11 , wherein the aggregated check configuration defines the combination of multiple configurations of respective multiple terminal drivers according to a predefined standard.

13. The Device as claimed in claim 11 , wherein the terminal checker comprises a selection input to select the aggregated check configuration.

14. The Device as claimed in claim 2 , wherein the electrical properties in the pad configuration comprise at least one of

Pull Up Enable, which enables either a pull-up or pull-down internal resistor;

Pull Up Select, which selects whether pull-up or pull-down;

Open Drain Enable, which turns off a high side driver so the terminal has only as active low drive;

Slew Rate Enable, which enables a control of rise and fall time of an output signal;

Output Buffer Enable, which makes the terminal an output;

Input Buffer Enable, which enables a digital input buffer.

15. The Device as claimed in claim 1 , wherein the terminal checker is arranged to store at least one of said check configurations or default configurations in a RAM memory, in a ROM memory, in a set of flip-flops, or in a predetermined pattern of fixed connections.

16. A method of providing a safe mode of operation comprising:

providing at least one check configuration to a terminal checker during an initialization step, wherein a first section of the terminal checker is coupled between a storage unit and a pad multiplexor, a second section of the terminal checker is coupled between the pad multiplexor and pads of the electronic device, wherein the check configuration includes check control signals to be routed to the pad multiplexor of an electronic device, and check electrical properties of the pads;

sending at least one respective terminal configuration to a terminal control circuit during a configuration step, wherein the respective terminal configuration includes control signals being routed to the pad multiplexor and electrical properties of the pads;

comparing the control signals being routed to the pad multiplexor to the check control signals;

comparing the electrical properties of the pads to the check electrical properties of pads; and

determining whether the respective terminal configuration is allowed based on the comparing the control signals being routed to the pad multiplexor to the check control signals, and based on comparing the electrical properties of the pads to the check electrical properties of pads.

17. The Method as claimed in claim 16 , wherein the method further comprises

sending a default configuration to the terminal checker.

18. The Method as claimed in claim 16 , wherein the method further comprises at least one of

temporarily enabling said terminal checker and receiving compare results;

upon receiving one or more compare result signals indicating a not allowed configuration, performing a fault management function comprising at least one of:

error handling by correcting the indicated not allowed configuration and/or storing error data;

engaging a safe mode by sending a safe mode terminal configuration to the terminal control circuit.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Recorded Jan 12, 2017
From: NXP SEMICONDUCTORS USA, INC. (MERGED INTO); FREESCALE SEMICONDUCTOR, INC. (UNDER)
To: NXP USA, INC.
Reel/Frame 041414/0883 →
CHANGE OF NAME Recorded Nov 16, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040626/0683 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2016
From: LITOVTCHENKO, VLADIMIR; KRUECKEN, JOSEF MARIA JOACHIM
To: FREESCALE SEMICONDUCTOR, INC.; FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 038008/0325 →
Continuity (1)
Related Publication 20160274989A1 · Sep 22, 2016