IP Library Granted Patent US 9,837,328
Granted Patent B2
US 9,837,328 · App. 15/070,308 · Granted Dec 5, 2017

Semiconductor device packages

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,837,328
App. No.
15/070,308
Granted
Dec 5, 2017
Kind
B2
Abstract

A semiconductor device package that incorporates a combination of ceramic, organic, and metallic materials that are coupled using silver is provided. The silver is applied in the form of fine particles under pressure and a low temperature. After application, the silver forms a solid that has a typical melting point of silver, and therefore the finished package can withstand temperatures significantly higher than the manufacturing temperature. Further, since the silver is an interfacial material between the various combined materials, the effect of differing material properties between ceramic, organic, and metallic components, such as coefficient of thermal expansion, is reduced due to low temperature of bonding and the ductility of the silver.

Claims (46)

1. A semiconductor device comprising:

an insulative frame having a top surface and a bottom surface;

a conductive metal lead coupled to the top surface of the insulative frame;

a base plate having a top surface with an interface region;

sintered silver between the bottom surface of the insulative frame and the interface region on the top surface of the base plate, wherein the sintered silver directly couples the bottom surface of the insulative frame to the top surface of the base plate;

a semiconductor device die coupled to a die attach region of the base plate;

an electrical contact between the semiconductor device die and the conductive metal lead; and

an air cavity cap, wherein the air cavity cap is coupled to the top surface of the insulative frame and to the conductive metal lead.

2. The semiconductor device of claim 1 , wherein:

the insulative frame is formed from a ceramic material.

3. The semiconductor device of claim 1 , wherein:

the insulative frame includes a metallization layer on the bottom surface.

4. The semiconductor device of claim 1 , wherein:

the insulative frame is metalized with a material selected from copper, nickel/gold, TiNiAu, TiW, and gold.

5. The semiconductor device of claim 1 , wherein:

the base plate comprises solid copper.

6. The semiconductor device of claim 1 , wherein:

the base plate comprises at least one material selected from a copper-molybdenum-copper (CuMoCu) laminate, a copper, copper-molybdenum, copper (Cu(CuMo)Cu) laminate, and copper-tungsten (CuW).

7. The semiconductor device of claim 1 , further comprising:

plating comprising a gold-containing material.

8. The semiconductor device of claim 1 , wherein:

the conductive metal lead is coupled to the top surface of the insulative frame with the sintered silver.

9. The semiconductor device of claim 8 , wherein:

the conductive metal lead comprises solid copper.

10. The semiconductor device of claim 1 , wherein further comprising:

the semiconductor device die is coupled, with the sintered silver, to the die attach region of the base plate.

11. The semiconductor device package of claim 1 , further comprising:

a semiconductor device die coupled to a die attach region of the base plate with the sintered silver.

12. A semiconductor device comprising:

an insulative ceramic frame having a top surface and a bottom surface;

a conductive metal lead coupled to the top surface of the insulative ceramic frame;

a solid copper base plate having a top surface with an interface region;

sintered silver between the bottom surface of the ceramic frame and the interface region on the top surface of the base plate, wherein the sintered silver directly couples the bottom surface of the ceramic frame to the top surface of the base plate;

a semiconductor device die coupled to a die attach region of the base plate;

an electrical contact between the semiconductor device die and the conductive metal lead; and

an air cavity cap, wherein the air cavity cap is coupled to the top surface of the insulative frame and to the conductive metal lead.

13. The semiconductor device of claim 12 , wherein:

the ceramic frame includes a metallization layer on the bottom surface.

14. The semiconductor device of claim 12 , wherein:

the insulative frame is metalized with a material selected from copper, nickel/gold, TiNiAu, TiW, and gold.

15. The semiconductor device of claim 12 , wherein:

the conductive metal lead is coupled, with the sintered silver, to the top surface of the ceramic frame.

16. The semiconductor device of claim 15 , wherein:

the conductive metal lead comprises solid copper.

17. The semiconductor device of claim 12 , wherein further comprising:

the semiconductor device die is coupled, with the sintered silver, to the die attach region of the base plate.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Recorded Jan 12, 2017
From: NXP SEMICONDUCTORS USA, INC. (MERGED INTO); FREESCALE SEMICONDUCTOR, INC. (UNDER)
To: NXP USA, INC.
Reel/Frame 041414/0883 →
CHANGE OF NAME Recorded Nov 16, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040626/0683 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2016
From: VISWANATHAN, LAKSHMINARAYAN
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037980/0988 →