IP Library Granted Patent US 10,277,564
Granted Patent B2
US 10,277,564 · App. 15/297,356 · Granted Apr 30, 2019

Light-weight key update mechanism with blacklisting based on secret sharing algorithm in wireless sensor networks

Inventors: Andrei Catalin Frincu (Pascani, RO); Georgel Bogdan Alexandru (Bucharest, RO)
Assignee: NXP USA, Inc.
H04L63/06H04L9/085H04L9/0838H04L63/08H04L63/101H04L67/10H04L67/12H04W12/04H04L9/3093H04L2209/805
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,277,564
App. No.
15/297,356
Granted
Apr 30, 2019
Kind
B2
Abstract

Various embodiments include a network manager for managing network keys in a network having a plurality of nodes, the device including: a memory; and a processor configured to: determine N nodes to blacklist, wherein N is an integer; select a polynomial function from a plurality of polynomial functions of degree K and wherein the polynomial functions define plurality of secret network keys; generate K-N random abscissa values, wherein none of the random abscissa values are not found in a list of node abscissa values; calculate K-N polynomial function values for the K-N random abscissa values; calculate N polynomial function values for N node abscissa values associated with the N blacklisted nodes; transmit a message to nodes in the network including an indication of the selected polynomial function, the K-N random abscissa values, the N node abscissa values associated with the N blacklisted nodes, the K-N calculated polynomial function values, and the N calculated polynomial function values.

Claims (21)

1. A device configured to manage network keys in a network having a plurality of nodes, the device comprising:

a memory; and

a processor configured to determine N nodes to blacklist, wherein N is an integer, extract, for each of the N nodes to blacklist, a respective abscissa from an Abscissa-node Address Table (AAT), blacklist the determined N nodes, select a polynomial function from a plurality of polynomial functions of degree K, wherein the plurality of polynomial functions define a plurality of secret network keys, generate K-N random abscissa values, wherein none of the K-N random abscissa values are found in the AAT, calculate K-N polynomial function values for the K-N random abscissa values, calculate N polynomial function values for N node abscissa values respectively associated with the N blacklisted nodes, and transmit a message to nodes in the network including an indication of the selected polynomial function, the K-N random abscissa values, the N node abscissa values respectively associated with the N blacklisted nodes, the K-N calculated polynomial function values, and the N calculated polynomial function values.

2. The device of claim 1 , wherein the processor is further configured to provision a new node including:

selecting a new node abscissa value, wherein a new node abscissa value is not found in the AAT;

calculating a plurality of new polynomial function values by evaluating the plurality of polynomial functions at the new abscissa value; and

sending the new abscissa value and the plurality of new polynomial functions values to the new node.

3. The device of claim 1 , wherein the processor is further configured to sign and authenticate the transmitted message.

4. The device of claim 1 , wherein the plurality of polynomial functions are part of a secret sharing method.

5. The device of claim 4 , wherein the secret sharing method is Shamir's secret sharing method.

6. The device of claim 1 , wherein zero degree coefficients of the plurality of polynomial functions respectively correspond to the plurality of secret network keys.

7. The device of claim 1 , wherein N equals 0 indicates that no nodes are blacklisted.

8. The device of claim 1 , wherein the processor is further configured to: receive a message including an indication of a selected polynomial function from a plurality of polynomial functions, K abscissa values, and K selected polynomial function values, wherein the selected polynomial function has a degree of K and wherein the selected polynomial function defines a current secret network key, determine coefficients of the selected polynomial function based upon the K abscissa values, the K selected polynomial function values, and a node abscissa value; and determine the current secret network key based upon the determined coefficients.

9. The device of claim 8 , wherein zero degree coefficients of the plurality of polynomial functions respectively correspond to the plurality of secret network keys.

10. The device of claim 8 , wherein the processor is further configured to determine whether the received message is authentic.

11. The device of claim 8 , wherein the processor is further configured to drop the received message when the selected polynomial function has been previously used.

12. The device of claim 8 , wherein the processor is further configured to store an indication that the selected polynomial function has been previously used.

13. The device of claim 8 , wherein the processor is further configured to drop the received message when the coefficients of the selected polynomial function cannot be determined.

14. The device of claim 8 , wherein the plurality of polynomial functions are part of a secret sharing method.

15. The device of claim 14 , wherein the secret sharing method is Shamir's secret sharing method.

16. The device of claim 8 , wherein determining the current secret network key based upon the determined coefficients includes evaluating the selected polynomial function for an input of 0.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Recorded Jan 12, 2017
From: NXP SEMICONDUCTORS USA, INC. (MERGED INTO); FREESCALE SEMICONDUCTOR, INC. (UNDER)
To: NXP USA, INC.
Reel/Frame 041414/0883 →
CHANGE OF NAME Recorded Nov 16, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040626/0683 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2016
From: FRINCU, ANDREI CATALIN; ALEXANDRU, GEIRGEL BOGDAN
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040060/0318 →
Priority Claims (1)
RO A201600313 · May 4, 2016 · national
Continuity (1)
Related Publication 20170324715A1 · Nov 9, 2017