IP Library Granted Patent US 10,510,703
Granted Patent B2
US 10,510,703 · App. 15/594,443 · Granted Dec 17, 2019

Semiconductor device and method of forming 3D dual side die embedded build-up semiconductor package

Inventors: HeeJo Chi (Kyoungki-do, KR); HanGil Shin (Seoul, KR); NamJu Cho (Gyeonggi-do, KR)
Assignee: STATS ChipPAC Pte. Ltd.
H01L24/19H01L21/486H01L21/4853H01L21/561H01L21/568H01L21/6835H01L21/768H01L23/49816H01L23/49827H01L23/528H01L23/5383H01L23/5386H01L23/5389H01L24/08H01L24/20H01L24/24H01L24/25H01L24/73H01L24/94H01L24/96H01L24/97H01L24/11H01L24/13H01L2221/6834H01L2221/68345H01L2221/68359H01L2221/68386H01L2224/0401H01L2224/04105H01L2224/06181H01L2224/08146H01L2224/08235H01L2224/1132H01L2224/1134H01L2224/1145H01L2224/11334H01L2224/11462H01L2224/11464H01L2224/11849H01L2224/11901H01L2224/12105H01L2224/13111H01L2224/13113H01L2224/13116H01L2224/13124H01L2224/13139H01L2224/13144H01L2224/13147H01L2224/13155H01L2224/19H01L2224/24227H01L2224/25171H01L2224/82039H01L2224/94H01L2224/95001H01L2224/97H01L2924/1033H01L2924/10252H01L2924/10253H01L2924/10272H01L2924/10322H01L2924/10324H01L2924/10329H01L2924/10335H01L2924/12041H01L2924/12042H01L2924/13091H01L2924/14H01L2924/1433H01L2924/1434H01L2924/14335H01L2924/153H01L2924/181H01L2924/19011H01L2924/19041H01L2924/19042H01L2924/19043H01L2924/19103H01L2924/19104H01L2924/19105
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,510,703
App. No.
15/594,443
Granted
Dec 17, 2019
Kind
B2
Abstract

A semiconductor device has a plurality of semiconductor die. A substrate is provided with bumps disposed over the substrate. A first prefabricated insulating film is disposed between the semiconductor die and substrate. An interconnect structure is formed over the semiconductor die and first prefabricated insulating film. The bumps include a copper core encapsulated within copper plating. The first prefabricated insulating film includes glass cloth, glass fiber, or glass fillers. The substrate includes a conductive layer formed in the substrate and coupled to the bumps. The semiconductor die is disposed between the bumps of the substrate. The bumps and the semiconductor die are embedded within the first prefabricated insulating film. A portion of the first prefabricated insulating film is removed to expose the bumps. The bumps electrically connect the substrate to the interconnect structure.

Claims (45)

1. A method of making a semiconductor device, comprising:

providing a semiconductor die;

disposing the semiconductor die over a carrier;

disposing a substrate over the carrier;

laminating a prefabricated insulating film onto the substrate; and

mounting the substrate to the carrier with the semiconductor die embedded in the prefabricated insulating film after laminating the insulating film onto the substrate.

2. The method of claim 1 , further including disposing a plurality of bumps on the substrate prior to laminating the insulating film onto the substrate.

3. The method of claim 1 , further including removing the carrier after mounting the substrate to the carrier.

4. The method of claim 3 , further including forming a build-up interconnect structure over the prefabricated insulating film opposite the substrate after removing the carrier.

5. A method of making a semiconductor device, comprising:

providing a semiconductor die;

providing a substrate;

laminating a prefabricated insulating film over the substrate;

disposing the substrate and prefabricated insulating film over the semiconductor die; and

applying pressure to the substrate to embed the semiconductor die in the prefabricated insulating film after laminating the prefabricated insulating film over the substrate.

6. The method of claim 5 , wherein the substrate includes a conductive layer that remains exposed after the applying pressure step.

7. The method of claim 5 , further including:

disposing the semiconductor die on a carrier; and

removing the carrier after the applying pressure step.

8. The method of claim 7 , further including forming an interconnect structure over the prefabricated insulating film opposite the substrate after removing the carrier.

9. The method of claim 5 , further including:

providing an interconnect structure on the substrate; and

laminating the prefabricated insulating film over the substrate with the interconnect structure embedded in the prefabricated insulating film.

10. The method of claim 9 , wherein the interconnect structure extends completely through the prefabricated insulating film.

11. A method of making a semiconductor device, comprising:

providing a semiconductor die;

providing a substrate; and

disposing the substrate over the semiconductor die with the semiconductor die embedded in a prefabricated insulating film.

12. The method of claim 11 , further including forming a build-up interconnect structure over the prefabricated insulating film and an active surface of the semiconductor die.

13. The method of claim 12 , further including providing a conductive bump that extends from the substrate to the build-up interconnect structure through the prefabricated insulating film.

14. The method of claim 13 , wherein the conductive bump includes copper.

15. The method of claim 11 , wherein the substrate includes a conductive layer exposed opposite the prefabricated insulating film.

16. A semiconductor device, comprising:

a semiconductor die;

a substrate; and

a prefabricated insulating film disposed between the substrate and a non-active surface of the semiconductor die, wherein the semiconductor die is embedded in the prefabricated insulating film.

17. The semiconductor device of claim 16 , further including a build-up interconnect structure formed over the prefabricated insulating film and an active surface of the semiconductor die.

18. The semiconductor device of claim 17 , further including a conductive bump formed over the build-up interconnect structure opposite the prefabricated insulating film.

19. The semiconductor device of claim 17 , further including a conductive bump extending from the substrate to the build-up interconnect structure through the prefabricated insulating film.

20. The semiconductor device of claim 19 , wherein the conductive bump includes copper.

21. The semiconductor device of claim 16 , wherein the substrate includes a conductive layer exposed opposite the prefabricated insulating film.

22. The method of claim 2 , wherein each of the bumps includes a copper core and a solder coating disposed around the copper core.

23. The method of claim 22 , further including removing a portion of the solder coating to expose the copper core after mounting the substrate to the carrier.

24. The method of claim 5 , wherein the interconnect structure includes a copper core and a solder coating disposed around the copper core.

25. The method of claim 24 , further including removing a portion of the solder coating to expose the copper core.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
Continuity (3)
Continuation 15130452 · Apr 15, 2016
Division 14220336 · Mar 20, 2014
Related Publication 20170250154A1 · Aug 31, 2017
Cited By (3)
US 12,334,477 US 12,519,046 US 12,604,749