IP Library Granted Patent US 10,304,817
Granted Patent B2
US 10,304,817 · App. 15/705,646 · Granted May 28, 2019

Semiconductor device and method of forming build-up interconnect structures over a temporary substrate

Inventors: Yaojian Lin (Jiangyin, CN); Kang Chen (Singapore, SG)
Assignee: STATS ChipPAC Pte. Ltd.
H01L25/50H01L21/56H01L23/3121H01L23/3128H01L23/49811H01L23/49816H01L23/49833H01L23/5389H01L23/552H01L24/19H01L24/20H01L24/96H01L24/97H01L25/105H01L21/568H01L22/12H01L22/14H01L22/20H01L23/3192H01L23/49822H01L23/5383H01L24/03H01L24/05H01L24/11H01L24/13H01L24/16H01L24/29H01L24/32H01L2224/03H01L2224/0345H01L2224/03452H01L2224/03462H01L2224/03464H01L2224/0401H01L2224/04105H01L2224/0558H01L2224/05567H01L2224/05573H01L2224/05611H01L2224/05624H01L2224/05639H01L2224/05644H01L2224/05647H01L2224/05655H01L2224/1132H01L2224/1134H01L2224/1145H01L2224/11334H01L2224/11462H01L2224/11464H01L2224/11849H01L2224/11901H01L2224/12105H01L2224/13022H01L2224/13111H01L2224/13113H01L2224/13116H01L2224/13124H01L2224/13139H01L2224/13144H01L2224/13147H01L2224/13155H01L2224/16225H01L2224/16237H01L2224/19H01L2224/24227H01L2224/2929H01L2224/29298H01L2224/32225H01L2224/48091H01L2224/73104H01L2224/73204H01L2224/73253H01L2224/73265H01L2224/73267H01L2224/81005H01L2224/83H01L2224/83005H01L2224/83191H01L2224/92125H01L2224/92244H01L2224/94H01L2224/97H01L2225/1023H01L2225/1035H01L2225/1041H01L2225/1058H01L2924/00014H01L2924/01082H01L2924/01322H01L2924/12041H01L2924/12042H01L2924/1305H01L2924/1306H01L2924/13091H01L2924/141H01L2924/143H01L2924/1433H01L2924/1434H01L2924/1461H01L2924/14335H01L2924/153H01L2924/157H01L2924/1533H01L2924/15311H01L2924/15321H01L2924/15331H01L2924/181H01L2924/19041H01L2924/19042H01L2924/19043H01L2924/19105H01L2924/19107H01L2924/3025H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,304,817
App. No.
15/705,646
Granted
May 28, 2019
Kind
B2
Abstract

A semiconductor device has a first build-up interconnect structure formed over a substrate. The first build-up interconnect structure includes an insulating layer and conductive layer formed over the insulating layer. A vertical interconnect structure and semiconductor die are disposed over the first build-up interconnect structure. The semiconductor die, first build-up interconnect structure, and substrate are disposed over a carrier. An encapsulant is deposited over the semiconductor die, first build-up interconnect structure, and substrate. A second build-up interconnect structure is formed over the encapsulant. The second build-up interconnect structure electrically connects to the first build-up interconnect structure through the vertical interconnect structure. The substrate provides structural support and prevents warpage during formation of the first and second build-up interconnect structures. The substrate is removed after forming the second build-up interconnect structure. A portion of the insulating layer is removed exposing the conductive layer for electrical interconnect with subsequently stacked semiconductor devices.

Claims (54)

1. A method of making a semiconductor device, comprising:

providing a substrate;

forming a first interconnect structure over the substrate;

disposing a first semiconductor die over the first interconnect structure;

disposing the substrate over a carrier with the first semiconductor die oriented away from the carrier;

depositing an encapsulant over the carrier, substrate, and first semiconductor die;

forming a second interconnect structure over the encapsulant and semiconductor die; and

removing the substrate to expose the first interconnect structure after forming the second interconnect structure.

2. The method of claim 1 , further including forming a conductive column over the first interconnect structure.

3. The method of claim 2 , wherein the conductive column extends from the first interconnect structure to the second interconnect structure.

4. The method of claim 1 , further including forming a shielding layer within the first interconnect structure or second interconnect structure.

5. The method of claim 1 , further including forming a conductive pillar over the first semiconductor die.

6. The method of claim 1 , further including disposing a second semiconductor die over the first interconnect structure.

7. A method of making a semiconductor device, comprising:

providing a substrate;

forming a first interconnect structure over the substrate;

disposing a semiconductor die over the first interconnect structure;

singulating the substrate and first interconnect structure after disposing the semiconductor die over the first interconnect structure;

disposing the substrate over a carrier after singulating the substrate and first interconnect structure;

depositing an encapsulant over the semiconductor die, the substrate, and a side surface of the first interconnect structure while the substrate is over the carrier;

forming a second interconnect structure over the encapsulant and semiconductor die with the semiconductor die between the first interconnect structure and second interconnect structure; and

removing the substrate and carrier to expose the first interconnect structure after forming the second interconnect structure over the semiconductor die.

8. The method of claim 7 , further including forming a vertical interconnect structure over the first interconnect structure.

9. The method of claim 7 , wherein forming the first interconnect structure includes:

forming an insulating layer over the substrate; and

forming a conductive layer over the insulating layer.

10. The method of claim 9 , further including removing a portion of the insulating layer after removing the substrate.

11. The method of claim 7 , further including disposing the substrate in contact with a carrier.

12. A method of making a semiconductor device, comprising:

providing a substrate;

forming a first interconnect structure over the substrate;

disposing a first semiconductor die over the first interconnect structure;

disposing the substrate over a carrier with the substrate oriented toward the carrier;

depositing an encapsulant over the first semiconductor die and substrate, wherein the encapsulant extends over a side surface of the substrate;

forming a second interconnect structure over the encapsulant; and

removing the substrate and carrier to expose the first interconnect structure.

13. The method of claim 12 , further including removing the substrate after forming the second interconnect structure.

14. The method of claim 12 , wherein the substrate includes silicon.

15. The method of claim 12 , further including forming a vertical interconnect structure over the first interconnect structure.

16. The method of claim 12 , wherein forming the first interconnect structure includes:

forming an insulating layer over the substrate; and

forming a conductive layer over the insulating layer.

17. The method of claim 16 , further including removing a portion of the insulating layer after removing the substrate.

18. The method of claim 12 , further including disposing a second semiconductor die over the first interconnect structure.

19. A semiconductor device, comprising:

a carrier;

a substrate disposed over the carrier;

a first interconnect structure formed over the substrate;

a first semiconductor die disposed over the first interconnect structure;

an encapsulant disposed over the carrier, substrate, first interconnect structure, and first semiconductor die, wherein the encapsulant covers a side surface of the first interconnect structure; and

a second interconnect structure formed over the encapsulant with the first semiconductor die disposed between the first interconnect structure and second interconnect structure, wherein the second interconnect structure is formed directly on a top surface of the encapsulant and contacts a contact pad of the first semiconductor die.

20. The semiconductor device of claim 19 , further including a second semiconductor die disposed over the first interconnect structure.

21. The semiconductor device of claim 19 , wherein the substrate includes glass.

22. The semiconductor device of claim 19 , further including a vertical interconnect structure formed through the encapsulant between the first interconnect structure and second interconnect structure, wherein the second interconnect structure contacts the vertical interconnect structure.

Continuity (5)
Continuation 14624136 · Feb 17, 2015
Continuation In Part 13832118 · Mar 15, 2013
Provisional Application 62021135 · Jul 5, 2014
Provisional Application 61701366 · Sep 14, 2012
Related Publication 20180006008A1 · Jan 4, 2018
Cited By (5)
US 12,519,046 US 12,525,587 US 12,588,460 US 12,588,535 US 12,604,768