IP Library Granted Patent US 11,823,973
Granted Patent B2
US 11,823,973 · App. 17/451,036 · Granted Nov 21, 2023

Package with compartmentalized lid for heat spreader and EMI shield

Inventors: DongSam Park (Incheon, KR); KyungOe Kim (Incheon, KR); WooJin Lee (Incheon, KR)
Assignee: STATS ChipPAC Pte. Ltd.
H01L23/3675H01L23/552H01L25/0655H01L25/16H01L25/50H01L24/16H01L2224/16225
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,823,973
App. No.
17/451,036
Granted
Nov 21, 2023
Kind
B2
Abstract

A semiconductor device has a substrate and two semiconductor die disposed over the substrate. A thermal interface material is disposed over the semiconductor die. A conductive epoxy is disposed on a ground pad of the substrate. A lid is disposed over the semiconductor die. The lid includes a sidewall over the ground pad between the semiconductor die. The lid physically contacts the conductive epoxy and thermal interface material.

Claims (45)

1. A method of making a semiconductor device, comprising:

providing a substrate;

disposing a first semiconductor die and second semiconductor die over the substrate;

disposing a thermal interface material (TIM) over the first semiconductor die and second semiconductor die;

disposing a conductive epoxy on a ground pad of the substrate;

forming a lid by etching a plurality of cavities into a sheet of metal; and

disposing the lid over the first semiconductor die and second semiconductor die after etching the plurality of cavities into the sheet of metal, wherein the lid includes a sidewall over the ground pad between the first semiconductor die and second semiconductor die.

2. The method of claim 1 , further including pressing the lid against the substrate to physically contact the conductive epoxy and TIM.

3. The method of claim 1 , further including:

forming a notch in the sidewall of the lid; and

pressing the lid against the substrate so that the conductive epoxy extends into the notch.

4. The method of claim 1 , further including disposing a connector over the substrate outside the lid.

5. The method of claim 1 , further including attaching an antenna PCB to the substrate opposite the lid.

6. A method of making a semiconductor device, comprising:

providing a substrate;

disposing a first semiconductor die and second semiconductor die over the substrate;

providing a lid including a cavity; and

disposing the lid over the first semiconductor die and second semiconductor die after the lid already has a cavity, wherein the lid is thermally coupled to the first semiconductor die and second semiconductor die, and wherein the lid includes a sidewall between the first semiconductor die and second semiconductor die.

7. The method of claim 6 , further including providing a thermal interface material extending from a surface of the first semiconductor die to a surface of the lid.

8. The method of claim 6 , further including forming a notch in the sidewall of the lid.

9. The method of claim 6 , further including disposing a connector over the substrate outside the lid.

10. The method of claim 6 , further including attaching an antenna PCB to the substrate opposite the lid.

11. The method of claim 6 , further including disposing a conductive epoxy between the substrate and lid.

12. The method of claim 6 , wherein the lid includes a plurality of sidewalls that surround the first semiconductor die and second semiconductor die.

13. A semiconductor device, comprising:

a substrate;

a first semiconductor die disposed over the substrate;

a second semiconductor die disposed over the substrate;

a thermal interface material (TIM) disposed over the first semiconductor die and second semiconductor die;

an electrically conductive epoxy disposed on a ground pad of the substrate; and

a lid disposed over the first semiconductor die and second semiconductor die, wherein a sidewall of the lid is disposed over the ground pad between the first semiconductor die and second semiconductor die.

14. The semiconductor device of claim 13 , wherein the lid physically contacts the electrically conductive epoxy and TIM.

15. The semiconductor device of claim 13 , further including a notch formed in the sidewall of the lid, wherein the electrically conductive epoxy extends into the notch.

16. The semiconductor device of claim 13 , further including a connector disposed over the substrate outside the lid.

17. The semiconductor device of claim 13 , further including an antenna PCB attached to the substrate opposite the lid.

18. The semiconductor device of claim 13 , wherein the lid includes a plurality of cavities.

19. A semiconductor device, comprising:

a substrate;

a first semiconductor die and second semiconductor die disposed over the substrate; and

a lid disposed over the first semiconductor die and second semiconductor die, wherein the lid is thermally coupled to the first semiconductor die and second semiconductor die, wherein the lid includes a sidewall between the first semiconductor die and second semiconductor die, and wherein the lid, including the sidewall, is formed of an electrically conductive material.

20. The semiconductor device of claim 19 , further including a thermal interface material extending from a surface of the first semiconductor die to a surface of the lid.

21. The semiconductor device of claim 19 , further including a notch formed in the sidewall of the lid.

22. The semiconductor device of claim 19 , further including disposing a connector over the substrate outside the lid.

23. The semiconductor device of claim 19 , further including attaching an antenna PCB to the substrate opposite the lid.

24. The semiconductor device of claim 19 , further including disposing a conductive epoxy between the substrate and lid.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 18, 2021
From: PARK, DONGSAM; KIM, KYUNGOE; LEE, WOOJIN
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 057817/0472 →
Continuity (1)
Related Publication 20230119942A1 · Apr 20, 2023
Cited By (1)
US 12,237,272