IP Library Granted Patent US 12,362,280
Granted Patent B2
US 12,362,280 · App. 17/976,598 · Granted Jul 15, 2025

Semiconductor device and method of manufacturing the same

Inventor: Takeshi Kawamura (Tokyo, JP)
Assignee: Renesas Electronics Corporation
H01L23/535H01L21/02126H01L21/022H01L21/28518H01L21/28568H01L21/31055H01L21/31111H01L21/76802H01L21/76805H01L21/76834H01L21/76843H01L21/76852H01L21/76889H01L21/76895H01L21/76897H01L22/26H01L23/481H01L23/5283H01L23/53238H01L23/53266H01L23/53295H10D30/021H10D30/601H10D84/0149H10D84/038H01L21/76885H01L23/485H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,362,280
App. No.
17/976,598
Granted
Jul 15, 2025
Kind
B2
Abstract

An upper surface of a plug (PL 1 ) is formed so as to be higher than an upper surface of an interlayer insulating film (PIL) by forming the interlayer insulating film (PIL) on a semiconductor substrate ( 1 S), completing a CMP method for forming the plug (PL 1 ) inside the interlayer insulating film (PIL), and then, making the upper surface of the interlayer insulating film (PIL) to recede. In this manner, reliability of connection between the plug (PL 1 ) and a wiring (W 1 ) in a vertical direction can be ensured. Also, the wiring (W 1 ) can be formed so as not to be embedded inside the interlayer insulating film (PIL), or a formed amount by the embedding can be reduced.

Claims (63)

1. A semiconductor device comprising:

a semiconductor substrate;

a first insulating film formed over a main surface of the semiconductor substrate;

a second insulating film formed over the first insulating film;

a third insulating film formed over the second insulating film;

a first conductor formed in the first insulating film and the second insulating film;

a second conductor formed in the second insulating film and the third insulating film; and

a wiring trench formed in the second insulating film and the third insulating film,

wherein an upper surface of the first conductor is formed higher than a lower surface of the second insulating film which is in contact with the first insulating film,

wherein a lowermost lower surface of the second conductor is formed in the first insulating film,

wherein a dielectric constant of the third insulating film is lower than a dielectric constant of the first insulating film, and

wherein a lowermost lower surface of the wiring trench is formed in the second insulating film, and wherein another lower surface of the wiring trench is formed on the upper surface of the first conductor.

2. The semiconductor device according to claim 1 ,

wherein the first conductor is formed such that penetrate through the first insulating film,

wherein the second conductor is formed such that embedded in the wiring trench, and

wherein the second conductor contains copper.

3. The semiconductor device according to claim 1 ,

wherein the first conductor and the second conductor are connected on the other lower surface of the wiring trench.

4. The semiconductor device according to claim 1 ,

wherein the lowermost lower surface of the wiring trench is located higher than the upper surface of the first insulating film.

5. The semiconductor device according to claim 4 ,

wherein the lowermost lower surface of the wiring trench is located 20 nm or more higher than the upper surface of the first insulating film.

6. A semiconductor device comprising:

a semiconductor substrate;

a first insulating film formed over a main surface of the semiconductor substrate;

a second insulating film formed over the first insulating film;

a third insulating film formed over the second insulating film;

a first conductor formed in the first insulating film and the second insulating film; and

a second conductor formed in the second insulating film and the third insulating film,

wherein an upper surface of the first conductor is formed higher than a lower surface of the second insulating film which is in contact with the first insulating film,

wherein a lowermost lower surface of the wiring trench is formed in the second insulating film,

wherein a dielectric constant of the third insulating film is lower than a dielectric constant of the first insulating film, and

wherein an entire of the second conductor is formed in the second insulating film and the third insulating film.

7. The semiconductor device according to claim 6 ,

wherein the second conductor is not formed in the first insulating film.

8. The semiconductor device according to claim 1 ,

wherein the dielectric constant of the third insulating film is lower than a dielectric constant of a silicon oxide.

9. The semiconductor device according to claim 8 ,

wherein the first insulating film and second insulating film are silicon oxide films, and the third insulating film is SiOC film.

10. The semiconductor device according to claim 8 ,

wherein a dielectric constant of the second insulating film is lower than the dielectric constant of the silicon oxide.

11. The semiconductor device according to claim 10 ,

wherein the first insulating film is silicon oxide films, and the second insulating film and the third insulating film are SiOC films.

12. The semiconductor device according to claim 1 ,

wherein the first insulating film, the second insulating film and the third insulating film are formed as a single layer respectively.

13. The semiconductor device according to claim 1 ,

wherein the second insulating film and the third insulating film are extended an entire horizontal surface of the first insulating film.

14. The semiconductor device according to claim 1 , further comprising:

a fourth insulating film formed between the semiconductor substrate and the first insulating film,

wherein the first conductor is formed in the first insulating film, the second insulating film and the fourth insulating film.

15. A semiconductor device comprising:

a semiconductor substrate;

a first insulating film formed over a main surface of the semiconductor substrate;

a second insulating film formed over the first insulating film;

a third insulating film formed over the second insulating film;

a first conductor formed in the first insulating film and the second insulating film; and

a second conductor formed in the second insulating film and the third insulating film,

wherein an upper surface of the first conductor is formed higher than a lower surface of the second insulating film which is in contact with the first insulating film,

wherein a lowermost lower surface of the second conductor is formed in the first insulating film,

wherein a dielectric constant of the third insulating film is lower than a dielectric constant of the first insulating film, and

wherein a part of the second insulating film is formed over the upper surface of the first conductor.

16. The semiconductor device according to claim 1 ,

wherein the lowermost lower surface of the second conductor is formed on the lowermost lower surface of the wiring trench and is higher than the upper surface of the first insulating film.

Continuity (7)
Continuation 17061141 · Oct 1, 2020
Continuation 16526018 · Jul 30, 2019
Continuation 16033962 · Jul 12, 2018
Continuation 15092151 · Apr 6, 2016
Continuation 14683788 · Apr 10, 2015
Division 13704113
Related Publication 20230056809A1 · Feb 23, 2023
References Cited (27)
US 6130449A · Matsuoka · 2000 [cited by examiner]
US 20030181005A1 · Hachimine · 2003 [cited by examiner]
US 20040192032A1 · Ohmori et al. · 2004 [cited by applicant]
US 20060175705A1 · Tsutsue · 2006 [cited by examiner]
US 20060180920A1 · Hasegawa · 2006 [cited by examiner]
US 20060270218A1 · Park · 2006 [cited by applicant]
US 20080237875A1 · Yamazaki · 2008 [cited by examiner]
US 20090309149A1 · Nirschl · 2009 [cited by examiner]
US 20100052062A1 · Fukui · 2010 [cited by examiner]
CN 101661900A · 2010 [cited by applicant]
JP 09283623A · 1997 [cited by applicant]
JP 2000114259A · 2000 [cited by applicant]
JP 2001085516A · 2001 [cited by applicant]
JP 2002319619A · 2002 [cited by applicant]
JP 2003347279A · 2003 [cited by applicant]
JP 2004158832A · 2004 [cited by applicant]
JP 2005123327A · 2005 [cited by applicant]
JP 2006073635A · 2006 [cited by applicant]
JP 2006339623A · 2006 [cited by applicant]
JP 2008205032A · 2008 [cited by applicant]
TW 201013779A1 · 2010 [cited by applicant]
WO 9950903A1 · 1999 [cited by applicant]
Communication dated Aug. 15, 2014, from the State Intellectual Property Office of the People's Republic of China in counterpart Chinese Application No. 201080067421.6. [cited by applicant]
Communication dated Aug. 25, 2016 from the Taiwanese Intellectual Property Office in counterpart application No. 104136057. [cited by applicant]
Communication dated Jun. 30, 2017 from the State Intellectual Property Office of the P.R.C.in counterpart application No. 201510361964.3. [cited by applicant]
International Search Report of PCT/JP2010/060050 dated Jul. 20, 2010. [cited by applicant]
Japanese Office Action issued Mar. 4, 2014 in corresponding Japanese Patent Application No. 2012-520181. [cited by applicant]