Patent Assignment

Lien

View PDF Order Certified Copy

Method for Delay Immune and Accelerated Evaluation of Digital Circuits by Compiling Asynchronous Completion Handshaking Means

A system and method for compiling a description of an electronic circuit to instructions adapted to execute on a plurality of processors

A system and method for simulation of electronic circuits generating clocks and delaying the execution of instructions in a plurality of processors

A Scalable System for Simulation and Emulation of Electronic Circuits Using Asymmetrical Evaluation and Canvassing Instruction Processors

A reconfigurable system for verification of electronic circuits using high-speed serial links to connect asymmetrical evaluation and canvassing instruction processors

A Compact Processor Element for a Scalable Digital Logic Verification and Emulation System

Active Differential Assembly

High Density Mram Using Thermal Writing

Asymmetric Dot Shape for Increasing Select-Unselect Margin in Mram Devices

Magnetic Memory Cell and Method for Assigning Tunable Writing Currents