IP Library Granted Patent US 7,062,574
Granted Patent B1
US 7,062,574 · App. 09/568,687 · Granted Jun 13, 2006

System and method for selectively detaching point-to-point protocol header information

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,062,574
App. No.
09/568,687
Granted
Jun 13, 2006
Kind
B1
Abstract

A system for, and method of, selectively detaching point-to-point protocol header information from a packet received from a network and a network adapter incorporating the system or the method. In one embodiment, the system includes: (1) a sub-protocol detector that receives the packet and identifies therefrom a sub-protocol employed with respect to the packet and (2) a header detacher, coupled to the sub-protocol detector, that detaches at least some of the point-to-point protocol header information from the packet based on an identity of the sub-protocol thereby to reduce an overall size of the packet.

Claims (28)

1. A system for selectively detaching point-to-point protocol header information from a packet received from a network, comprising:

a sub-protocol detector that receives said packet and identifies therefrom a sub-protocol employed with respect to said packet; and

a header detacher, coupled to said sub-protocol detector, that selectively detaches at least some of said point-to-point protocol header information from said packet based on a payload control register thereby to reduce an overall size of said packet.

2. The system as recited in claim 1 wherein said header detacher detaches said at least said some of said point-to-point protocol header information only if said packet is determined to be good.

3. The system as recited in claim 1 wherein said header detacher detaches an entirety of said point-to-point protocol header information from said packet, including error-checking bits thereof.

4. The system as recited in claim 1 wherein said header detacher is selectively overridable to retain said at least some of said point-to-point protocol header information irrespective of an identity of said sub-protocol.

5. The system as recited in claim 1 wherein said sub-protocol detector and said header detacher correspond to one channel of a multichannel packet receiver.

6. The system as recited in claim 1 wherein said system is embodied in digital logic and as part of an integrated circuit.

7. A method of selectively detaching point-to-point protocol header information from a packet received from a network, comprising:

identifying a sub-protocol employed with respect to said packet; and

selectively detaching at least some of said point-to-point protocol header information from said packet based on a payload control register thereby to reduce an overall size of said packet.

8. The method as recited in claim 7 wherein said detaching comprises detaching said at least said some of said point-to-point protocol header information only if said packet is determined to be good.

9. The method as recited in claim 7 wherein said detaching comprises detaching an entirety of said point-to-point protocol header information from said packet, including error-checking bits thereof.

10. The method as recited in claim 7 further comprising selectively skipping said detaching thereby to retain said at least some of said point-to-point protocol header information irrespective of an identity of said sub-protocol.

11. The method as recited in claim 7 wherein said identifying and said detaching are carried out with respect to one channel of a multichannel packet receiver.

12. The method as recited in claim 7 wherein said method is carried out in digital logic that is part of an integrated circuit.

13. A network adapter, comprising:

a bus interface;

a network interface;

a buffer, interposed between said bus interface and said network interface, that receives and stores packets communicated between said bus interface and said network interface; and

a processor-controlled data engine, coupled to said buffer, that manages communication of said packets through said adapter, said data engine having data registers, a packet transmission path that carries said packets from said bus interface to said network interface and a packet reception path that carries said packets from said network interface to said bus interface, said packet reception path having a system for selectively detaching point-to-point protocol header information from said packets, including:

a sub-protocol detector that receives said packet and identifies therefrom a sub-protocol employed with respect to said packet, and

a header detacher, coupled to said sub-protocol detector, that selectively detaches at least some of said point-to-point protocol header information from said packet based on a payload control register thereby to reduce an overall size of said packet.

14. The adapter as recited in claim 13 wherein said header detacher detaches said at least said some of said point-to-point protocol header information only if said packet is determined to be good.

15. The adapter as recited in claim 13 wherein said header detacher detaches an entirety of said point-to-point protocol header information from said packet, including error-checking bits thereof.

16. The adapter as recited in claim 13 wherein said header detacher is selectively overridable to retain said at least some of said point-to-point protocol header information irrespective of an identity of said sub-protocol.

17. The adapter as recited in claim 13 wherein said sub-protocol detector and said header detacher correspond to one channel of a multichannel packet receiver.

18. The adapter as recited in claim 13 wherein said system is embodied in digital logic and as part of an integrated circuit.

Assignments (11)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035059/0001 →
MERGER Recorded Feb 20, 2015
From: AGERE SYSTEMS GUARDIAN CORP.
To: AGERE SYSTEMS INC.
Reel/Frame 035058/0884 →
MERGER Recorded Feb 20, 2015
From: AGERE SYSTEMS INC.
To: AGERE SYSTEMS LLC
Reel/Frame 035058/0895 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2015
From: LUCENT TECHNOLOGIES INC.
To: AGERE SYSTEMS GUARDIAN CORP.
Reel/Frame 035058/0646 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2000
From: CHEN, JIE; KUMAR, JIT
To: LUCENT TECHNOLOGIES, INC.
Reel/Frame 010808/0848 →