Data clocked recovery circuit
View Patent ↗A data clock recovery circuit comprises a controllable quadrature clock oscillator operating at half the data rate of data input to said circuit, and a phase detector logic having detector inputs coupled to the data input and having a detector output coupled to a frequency control input of the quadrature clock oscillator. The data clock recovery circuit further comprises a parallel arrangement of sampling devices, in particular flip-flops each having a clock input which is coupled to the controllable quadrature clock oscillator, a data input for the data input to said circuit, and a data output coupled to the phase detector. Accurate control of the phase of recovered data is possible with the present circuit, which is easy to integrate on a limited chip area and in a low power consuming way.
1. A data clock recovery circuit comprising a controllable quadrature clock oscillator operating at half the data rate of data input to said circuit, and a phase detector logic having detector inputs coupled to the data input and having a detector output coupled to a frequency control input of the quadrature clock oscillator, characterized in that the data clock recovery circuit further comprises a parallel arrangement of sampling devices each having a clock input which is coupled to the controllable quadrature clock oscillator, a data input for the data input to said circuit, said clock inputs being connected directly together and said data inputs being connected directly together, and a data output coupled to the phase detector, and further characterized in that the data outputs of the respective sampling devices are coupled to controllable switches each having a switch control input coupled to the quadrature clock oscillator, two data inputs coupled to a respective pair of said data outputs, and switch outputs for providing either serial output data or control signal output.
2. The data clock recovery circuit of claim 1 , characterized in that the sampling devices form a parallel arrangement of flip-flops.
3. The data clock recovery circuit of claim 2 , characterized in that the flip-flops are provided with clock inputs which are responsive to either the raising, or falling edges of respective I and Q oscillator signals of the quadrature clock oscillator.
4. The data clock recovery circuit according to claim 1 , characterized in that one of the controllable switches is replaced by a latch device, the latch device having a clock input coupled to the quadrature clock oscillator, and a data input coupled to one data output of the the data outputs.
5. The data clock recovery circuit according to claim 1 , characterized in that said circuit comprises (bit error rate) BER detector logic, and one of the pairs o the data outputs is are coupled to a further controllable switch having a switch control input coupled to the quadrature clock oscillator, two data inputs coupled to the one pair of data outputs, and a switch output coupled to the BER detector logic.
6. The data clock recovery circuit according to claim 5 , characterized in that the phase detector logic and the bit error rate detector logic comprise elementary digital logic circuits, including exclusive OR gates, inverters or logic gates, including AND, NAND, OR, or NOR gates.
7. A data receiver provided with a data clock recovery circuit according to claim 1 .
8. A communication device comprising a data receiver according to claim 7 .