High resolution clock signal generator
View Patent ↗A clock signal generator having first and second coarse delay circuits connected in series delays pulses of a reference signal having period T p to produce pulses of the clock signal. The first coarse delay circuit delays pulses of the reference signal with a delay resolution of T p /N seconds over a range spanning T p seconds to produce pulses of an output signal. The second coarse delay circuit delays pulses of the output signal of the first coarse delay circuit over a range spanning T p seconds with a delay resolution of T P /M seconds to provide pulses of the clock signal with a timing resolution of T p /(M*N) seconds when the integers N and M are relatively prime.
1. An apparatus for generating pulses of a third pulse sequence in response to pulses of a periodic first pulse sequence having a period T p , wherein timing of each pulse of the third pulse sequence is adjustable with a resolution that is smaller than period T p , the apparatus comprising:
first means for generating each pulse of a second pulse sequence in response to a separate pulse of the first pulse sequence with a first delay adjustable by first control data with a resolution of T p /N over a first range substantially wider than T p /M, wherein M and N are differing integers greater than one;
second means for generating each pulse of the third pulse sequence in response to a separate pulse of the second pulse sequence with a delay adjustable by a second control data with a resolution of T p /M over a second range substantially wider than T p /N; and
a programmable sequencer for changing a magnitude of the first control data and a magnitude of the second control data in response to each pulse of the first pulse sequence such that the magnitudes of the first and second control data vary repetitively in a programmably adjustable manner.
2. The apparatus in accordance with claim 1 wherein M and N are relatively prime.
3. The apparatus in accordance with claim 1 wherein at least one of said first and second ranges is wider than T p .
4. The apparatus in accordance with claim 1 wherein the first range is at least as wide as (1−1/N)T p and the second range is at least as wide as (1−1/M)T p .
5. The apparatus in accordance with claim 4 wherein M and N are relatively prime.
6. The apparatus in accordance with claim 1 wherein the third pulse sequence is periodic.
7. The apparatus in accordance with claim 1
wherein the first means comprises a plurality of first gates connected in series for generating pulses of the second pulse sequence in response to pulses of the first pulse sequence,
wherein each first gate has a switching delay of T p /N.
8. The apparatus in accordance with claim 1
wherein the second means comprises a plurality of second gates connected in series for generating pulses of the third pulse sequence in response to pulses of the second pulse sequence; and
wherein each second gate has a switching delay of T p /M.
9. The apparatus in accordance with claim 8
wherein the second means further comprises M third gates connected in series for generating a fourth pulse sequence in delayed response to the first pulse sequence; and
wherein each second and third gate has a similar switching delay of T p /M set by the magnitude of a second control signal applied to all of the second and third gates.
10. The apparatus in accordance with claim 9 wherein the second means further comprises means for monitoring a phase relationship between the first pulse sequence and the fourth pulse sequence and adjusting the magnitude of the second control signal so that the fourth pulse sequence is phase-locked to the first pulse sequence.
11. The apparatus in accordance with claim 1
wherein the first means comprises a plurality of first gates connected in series for generating pulses of the second pulse sequence in response to pulses of the first pulse sequence;
wherein the second means comprises a plurality of second gates connected in series for generating pulses of the third pulse sequence in response to pulses of the second pulse sequence;
wherein each first gate has a switching delay of T p /N; and
wherein each second gate has a switching delay of T p /M.
12. The apparatus in accordance with claim 11
wherein the second means further comprises M third gates connected in series for generating a fourth pulse sequence in delayed response to the first pulse sequence; and
wherein each second and third gate has a similar switching delay of T p /M set by the magnitude of a second control signal applied to all of the second and third gates.
13. The apparatus in accordance with claim 12 wherein the second means further comprises means for monitoring a phase relationship between the first pulse sequence and the fourth pulse sequence and adjusting the magnitude of the second control signal so that the fourth pulse sequence is phase-locked to the first pulse sequence.
14. The apparatus in accordance with claim 13
wherein said plurality of first gates includes N first gates connected in series and delaying the first pulse sequence to produce a fifth pulse sequence;
wherein the switching delay of each of said first gates is controlled by a magnitude of the first control signal supplied as input thereto; and
wherein the first means further comprises means for monitoring the first pulse sequence and the fifth pulse sequence and for adjusting the magnitude of the first control signal so that the fifth pulse sequence is phase-locked to The first pulse sequence.
15. An apparatus for generating pulses of a third pulse sequence in response to pulses of a periodic first pulse sequence having a period T p , wherein timing of each pulse of the third pulse sequence is adjustable with a resolution that is smaller than T p , the apparatus comprising:
first means for generating each pulse of a second pulse sequence in response to a separate pulse of the first pulse sequence with a delay adjustable by first control data with a resolution of T p /N;
second means for generating each pulse of the third pulse sequence in response to a separate pulse of the second pulse sequence with a delay adjustable by a second control data with a resolution of T p /M;
a programmable sequencer for changing a magnitude of the first control data and a magnitude of the second control data in response to each pulse of the first pulse sequence such that the magnitudes of the first and second control data vary repetitively in a programmably adjustable manner,
wherein the first means comprises a plurality of first gates connected in series for generating pulses of the second pulse sequence in response to pulses of the first pulse sequence,
wherein the second means comprises a plurality of second gates connected in series for generating pulses of the third pulse sequence in response to pulses of the second pulse sequence,
wherein each first gate has a switching delay of T p /N, wherein each second gate has a switching delay of T p /M,
wherein the second means further comprises M third gates connected in series for generating a fourth pulse sequence in delayed response to the first pulse sequence, and
wherein each second and third gate has a similar switching delay of T p /M set by the magnitude of a second control signal applied to all of the second and third gates.
16. The apparatus in accordance with claim 15 wherein the second means further comprises means for monitoring the first pulse sequence and the fourth pulse sequence and adjusting the magnitude of the second control signal so that the fourth pulse sequence is phase-locked to the first pulse sequence.
17. The apparatus in accordance with claim 16
wherein said plurality of first gates comprises N first gates connected in series and delaying the first pulse sequence to produce a fifth pulse sequence;
wherein the switching delay of each of said first gates is controlled by a magnitude of a first control signal supplied as input thereto; and
wherein the first means further comprises means for monitoring a phase relationship between the first pulse sequence and the fifth pulse sequence and for adjusting the magnitude of the first control signal so that the fifth pulse sequence is phase-locked to the first pulse sequence.
18. A method for generating pulses of a third pulse sequence in response to pulses of a periodic first pulse sequence having a period T p , wherein timing of each pulse of the third pulse sequence is adjustable with a resolution that is smaller than a period T p , the method comprising the steps of:
a. generating each pulse of a second pulse sequence in response to a separate pulse of the first pulse sequence with a first delay adjustable by first control data with resolution of T p /N over a first range substantially wider than T p /M, wherein M and N are differing integers greater than one;
b. generating each pulse of the third pulse sequence in response to a separate pulse of the second pulse sequence with a delay adjustable by a second control data with a resolution of T p /M over a second range substantially wider than T p /N; and
c. changing a magnitude of the first control data and the second control data in response to each pulse of the first pulse sequence such that the magnitudes of the first and second control data vary repetitively in a programmably adjustable manner.
19. The method in accordance with claim 18 wherein M and N are relatively prime.
20. The method in accordance with claim 18 wherein at least one of said first and second ranges is wider than T p .
21. The method in accordance with claim 18 wherein the first and second ranges are each at least as wide as T p .
22. The method in accordance with claim 21 wherein M and N are relatively prime.
23. The method in accordance with claim 18 wherein the third pulse sequence is periodic.
24. The method in accordance with claim 18
wherein step a comprises applying the first pulse sequence as input to a plurality of first gates connected in series so that the first gates generate pulses of the second pulse sequence; and wherein each first gate has a switching delay of T p /N.
25. The method in accordance with claim 18
wherein step b comprises applying the second pulse sequence as input to a plurality of second gates connected in series so that the second gates generate pulses of the third pulse sequence; and
wherein each second gate has a switching delay of T p /M.
26. The method in accordance with claim 25
wherein step b comprises applying the first pulse sequence as input to M third gates connected in series so that the third gates generate pulses of a fourth pulse sequence in delayed response to the first pulse sequence; and
wherein each second and third gate has a similar switching delay of T p /M set by a magnitude of a control signal applied to all of the second and third gates.
27. The method in accordance with claim 26
wherein step b comprises the substeps of:
b1. monitoring a phase relationship between the first pulse sequence and the fourth pulse sequence; and
b2. adjusting the magnitude of the control signal so that the fourth pulse sequence is phase-locked to the first pulse sequence.
28. The method in accordance with claim 18
wherein step a comprises applying the first pulse sequence as input to a plurality of first gates connected in series so that the first gates generate pulses of the second pulse sequence;
wherein step b comprises applying the second pulse sequence as input to a plurality of second gates Connected in series so that the second gates generate pulses of the third pulse sequence;
wherein each first gate has a switching delay of T p /N; and
wherein each second gate has a switching delay of T p /M.
29. The method in accordance with claim 28
wherein step b comprises applying the first pulse sequence as input to M third gates connected in series so that the third gates generate pulses of a fourth pulse sequence in delayed response to the first pulse sequence; and
wherein each second and third gate has a similar switching delay of T p /M set by the magnitude of a second control signal applied to all of the second and third gates.
30. The method in accordance with claim 29 wherein step b comprises the substeps Of:
b1. monitoring a phase relationship between the first pulse sequence and the fourth pulse sequence; and
b2. adjusting the magnitude of the second control signal so that the fourth pulse sequence is phase-locked to the first pulse sequence.
31. The method in accordance with claim 30
wherein said plurality of first gates comprises N first gates connected in series and delaying the first pulse sequence to produce a fifth pulse sequence;
wherein the switching delay of each of said first gates is controlled by a magnitude of a first control signal supplied as input thereto; and
wherein step a comprises the substeps of:
a1. monitoring a phase relationship between the first pulse sequence and the fifth pulse sequence; and
a2. adjusting the magnitude of the first control signal so that the fifth pulse sequence is phase-locked to the first pulse sequence.
32. A method for generating pulses of a third pulse sequence in response to pulses of a periodic first pulse sequence having a period T p , wherein timing of each pulse of the third pulse sequence is adjustable with a resolution that is smaller than T p , the method comprising the steps of:
a. generating each pulse of a second pulse sequence in response to a separate pulse of the first pulse sequence with a delay adjustable by a first control data with a resolution of T p /N;
b. generating each pulse of the third pulse sequence in response to a separate pulse of the second pulse sequence with a delay adjustable by a second control data with a resolution of T p /M; and
c. changing a magnitude of the first control data and a magnitude of the second control data in response to each pulse of the first pulse sequence such that the magnitudes of the first and second control data vary repetitively in a programmably adjustable manner, wherein M and N are relatively prime integers greater than one.
33. The method in accordance with claim 32
wherein step a comprises applying the first pulse sequence as input to a plurality of first gates connected in series so that the first gates generate pulses of the second pulse sequence;
wherein step b comprises applying the second pulse sequence as input to a plurality of second gates connected in series so that the second gates generate pulses of the third pulse sequence;
wherein each first gate has a switching delay of T p /N; and
wherein each second gate has a switching delay of T p /M.
34. The method in accordance with claim 33
wherein step b comprises applying the first pulse sequence as input to M third gates connected in series so that the third gates generate pulses of a fourth pulse sequence in delayed response to the first pulse sequence; and
wherein each second and third gate has a similar switching delay of T p /M set by the magnitude of a second control signal applied to all of the second and third gates.
35. The method in accordance with claim 34 wherein step b comprises the substeps of:
b1. monitoring a phase relationship between the first pulse sequence and the fourth pulse sequence; and
b2. adjusting the magnitude of the second control signal so that the fourth pulse sequence is phase-locked to the first pulse sequence.
36. The method in accordance with claim 35
wherein said plurality of first gates comprises N first gates connected in series and delaying the first pulse sequence to produce a fifth pulse sequence;
wherein the switching delay of each of said first gates is controlled by a magnitude of a first control signal supplied as input thereto; and
wherein step a comprises the substeps of:
a1. monitoring a phase relationship between the first pulse sequence and the fifth pulse sequence; and
a2. adjusting the magnitude of the first control signal so that the fifth pulse sequence is phase-locked to the first pulse sequence.