IP Library Granted Patent US 7,185,234
Granted Patent B1
US 7,185,234 · App. 09/844,669 · Granted Feb 27, 2007

Trace control from hardware and software

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,185,234
App. No.
09/844,669
Granted
Feb 27, 2007
Kind
B1
Abstract

A system and method for program counter and data tracing is disclosed. The tracing mechanism of the present invention enables increased visibility into the hardware and software state of the processor core.

Claims (22)

1. A tracing system, comprising:

an embedded processor, said embedded processor including,

a processor core for executing instructions; and

trace generation logic that is operative to generate trace data for said instructions executing in said processor core, said trace generation logic capable of being controlled by hardware input signals and by a software-settable trace control register adapted to be set by at least one trace control command embodied in instructions of a program to be traced;

wherein said embedded processor further includes a trace memory and said tracing system is operative to utilize said at least one trace control command to trigger tracing on and off without requiring the use of one or more breakpoints.

2. The tracing system of claim 1 , wherein said embedded processor further includes a trace capture block that receives trace data from said trace generation logic.

3. The tracing system of claim 2 , wherein said trace capture block sends trace data to an off-chip trace memory.

4. The tracing system of claim 2 , wherein said hardware input signals are received by said trace generation logic from said trace capture block.

5. The tracing system of claim 1 , wherein said software-settable trace control register includes a trace select field that indicates whether said trace generation logic operates based on controls provided by said hardware input signals or by said software-settable trace control register.

6. The tracing system of claim 1 , wherein said software-settable trace control register is set by trace control commands that are embodied in one or more instructions of a program.

7. The tracing system of claim 6 , wherein said trace control commands are included within said program prior to execution of said program.

8. A tracing system, comprising:

an embedded processor, said embedded processor including,

a processor core for executing instructions; and

trace generation logic that is operative to generate trace data for said instructions executing in said processor core, said trace generation logic capable of being controlled by hardware input signals and by a software-settable trace control register adapted to be set by at least one trace control command embodied in instructions of a program to be traced;

wherein said tracing system is operative to utilize said at least one trace control command to trigger tracing on and off without requiring the use of one or more breakpoints and said software-settable trace control register includes a trace select field that indicates whether said trace generation logic operates based on controls provided by said hardware input signals or by said software-settable trace control register.

9. The tracing system of claim 8 , wherein said embedded processor further includes a trace capture block that receives trace data from said trace generation logic.

10. The tracing system of claim 8 , wherein said trace capture block sends trace data to an off-chip trace memory.

11. The tracing system of claim 8 , wherein said hardware input signals are received by said trace generation logic from said trace capture block.

12. The tracing system of claim 8 , wherein said embedded processor further includes a trace memory.

13. The tracing system of claim 8 , wherein said software-settable trace control register is set by trace control commands that are embodied in one or more instructions of a program.

14. The tracing system of claim 13 , wherein said trace control commands are included within said program prior to execution of said program.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2014
From: BRIDGE CROSSING, LLC
To: ARM FINANCE OVERSEAS LIMITED
Reel/Frame 033074/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2013
From: MIPS TECHNOLOGIES, INC.
To: BRIDGE CROSSING, LLC
Reel/Frame 030202/0440 →