Granted Patent
Utility
US 6,469,385
· Confirmation No. 7639
INTEGRATED CIRCUIT WITH DIELECTRIC DIFFUSION BARRIER LAYER FORMED BETWEEN INTERCONNECTS AND INTERLAYER DIELECTRIC LAYERS
Patented Case
View Patent ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-06-04 | TRNA |
Transmittal of New Application | 2 | View | |
| 2001-06-04 | ADS |
Application Data Sheet | 2 | View | |
| 2001-06-04 | SPEC |
Specification | 8 | View | |
| 2001-06-04 | CLM |
Claims | 3 | View | |
| 2001-06-04 | ABST |
Abstract | 1 | View | |
| 2001-06-04 | DRW |
Drawings-only black and white line drawings | 2 | View | |
| 2001-06-04 | OATH |
Oath or Declaration filed | 3 | View |
Inventors
Attorneys & Agents of Record
Classification
USPC
257/741
H10W20/48
H10W20/425
H10W20/032
H10W20/096
H10W20/081
H10W20/076
Prosecution
- Examiner
- SMOOT, STEPHEN W
- Art Unit
- 2813
- Customer No.
- 22898
- Docket No.
- F0361
- Confirmation No.
- 7639
Patent Term Adjustment
0days
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2021-03-30
SECURITY INTEREST
Recorded 2018-01-30
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2001-06-04
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- Patent No.
- US 6,469,385
- App. No.
- 09/874,175
- Filed
- 2001-06-04
- Granted
- 2002-10-22
- Examiner
- SMOOT, STEPHEN W
- Art Unit
- 2813
- PTA
- 0 days
External Links