IP Library Granted Patent US 7,073,070
Granted Patent B2
US 7,073,070 · App. 09/895,738 · Granted Jul 4, 2006

Method and apparatus to improve the protection of information presented by a computer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,073,070
App. No.
09/895,738
Granted
Jul 4, 2006
Kind
B2
Abstract

According to one embodiment a method is disclosed. The method includes receiving encrypted video data at a graphics controller from a microprocessor, decrypting the data at the graphics controller and rendering the data.

Claims (31)

1. A method comprising:

receiving encrypted graphics data at a graphics controller from a microprocessor;

decrypting the data at the graphics controller;

storing the data in a memory;

preventing the memory from being read via an input/output interface when the graphics controller is operating in a security mode; and

rendering the data at the graphics controller.

2. The method of claim 1 further comprising storing the data in a frame buffer after the data has been rendered.

3. The method of claim 2 further comprising decrypting the data at the graphics controller prior to rendering the data.

4. A computer system comprising:

a microprocessor; and

a chipset coupled to the microprocessor, wherein the chipset includes a graphics controller comprising a memory to store rendered data, a control circuit to prevent the memory from being read via an input/output interface when the graphics controller is operating in a security mode, and a decryption module to decrypt encrypted graphics data received at the graphics controller.

5. The computer system of claim 4 , wherein the graphics controller further comprises a rendering engine to render data received from the microprocessor.

6. The computer system of claim 4 further comprising a display device coupled to the graphics controller.

7. A computer system comprising:

a microprocessor;

an input/output (I/O) bus coupled to the microprocessor; and

a graphics controller coupled to I/O bus, wherein the graphics controller includes a control circuit to prevent a memory from being read via the I/O bus when the graphics controller is operating in a security mode, and a decryption module to decrypt encrypted graphics data received at the graphics controller.

8. The computer system of claim 7 wherein the graphics controller further comprises a rendering engine to render data received from the microprocessor.

9. The computer system of claim 7 wherein the graphics controller further comprises:

a memory to store the rendered data; and

a control circuit to control access to the rendered data stored in the memory.

10. The computer system of claim 7 wherein the rendering engine is an extensible markup language (XML) renderer.

11. The computer system of claim 7 further comprising a display device coupled to the graphics controller.

12. The computer system of claim 7 further comprising:

a chipset coupled to the I/O bus; and

a processor bus coupled to the chipset and the microprocessor.

13. A graphics controller comprising:

a decryption module to decrypt encrypted graphics data received at the graphics controller;

a rendering engine to render the decrypted graphics data; and

a control circuit to prevent a memory from being read via an input/output interface when the graphics controller is operating in a security mode.

14. The graphics controller of claim 13 wherein the rendering engine is an extensible markup language (XML) renderer.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 4, 2013
From: INTEL CORPORATION
To: MICRON TECHNOLOGY, INC.
Reel/Frame 030747/0001 →