Granted Patent
Utility
US 6,601,225
· Confirmation No. 2150
SEMICONDUCTOR DEVICE HAVING DEFINITE SIZE OF INPUT/OUTPUT BLOCKS AND ITS DESIGNING METHOD
Inventor:
Tsuyoshi Ohno
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-07-05 | TRNA |
Transmittal of New Application | 2 | View | |
| 2001-07-05 | SPEC |
Specification | 7 | View | |
| 2001-07-05 | CLM |
Claims | 3 | View | |
| 2001-07-05 | ABST |
Abstract | 1 | View | |
| 2001-07-05 | DRW |
Drawings-only black and white line drawings | 11 | View | |
| 2001-07-05 | OATH |
Oath or Declaration filed | 2 | View |
Inventors
Tsuyoshi Ohno
Kawasaki-shi, JAPAN
Classification
USPC
716/8
H10W72/90
G06F30/39
H10D84/998
H10D89/10
H10W72/932
H10W72/00
H10W72/29
Prosecution
- Examiner
- PHAN, TRONG Q
- Art Unit
- 2818
- Docket No.
- NEC 464
- Confirmation No.
- 2150
Foreign Priority
2000-204920
·
2000-07-06
·
JAPAN
Publication
- Pub. No.
- US20020004930A1
- Pub. Date
- 2002-01-10
Patent Term Adjustment
0days
No related applications found.
CHANGE OF ADDRESS
Recorded 2017-11-29
from
NEC CORPORATION
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2003-02-19
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- Patent No.
- US 6,601,225
- App. No.
- 09/899,351
- Filed
- 2001-07-05
- Granted
- 2003-07-29
- Pub. No.
- US20020004930A1
- Examiner
- PHAN, TRONG Q
- Art Unit
- 2818
- PTA
- 0 days
External Links