IP Library Granted Patent US 7,203,247
Granted Patent B2
US 7,203,247 · App. 09/911,139 · Granted Apr 10, 2007

Digital predistortion technique for WCDMA wireless communication system and method of operation thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,203,247
App. No.
09/911,139
Granted
Apr 10, 2007
Kind
B2
Abstract

A Wideband Code-Division Multiple Access (WCDMA) transceiver and a method of operating the same. In one embodiment, the transceiver includes: (1) a transmit chain having a lookup table that provides coefficients to a digital predistorter based on power indicators and (2) a predistorter training circuit, coupled to the transmit chain, that employs a receive chain of the WCDMA transceiver to provide a digital compensation signal that is a function of an output of the transmit chain and employs both the power indicators and the digital compensation signal to cause the lookup table to provide alternative coefficients to the digital predistorter thereby to reduce distortion in the output.

Claims (54)

1. A WCDMA transceiver having an antenna, comprising:

a transmit chain having a lookup table that provides coefficients to a digital predistorter based on power indicators; and

a predistorter training circuit, coupled to said transmit chain, that employs a receive chain of said WCDMA transceiver during a training mode to provide a digital compensation signal that is a function of an output of said transmit chain and employs both said power indicators and said digital compensation signal to cause said lookup table to provide alternative coefficients to said digital predistorter thereby to reduce distortion in said output, wherein said antenna is disconnected from said transmit chain during said training mode.

2. The transceiver as recited in claim 1 wherein said transmit chain comprises:

an interpolator coupled to an output of said digital predistorter;

a digital to analog converter coupled to an output of said interpolator;

a low pass filter coupled to an output of said digital to analog converter;

a quadrature modulator coupled to an output of said low pass filter; and

an amplifier coupled to an output of said quadrature modulator.

3. The transceiver as recited in claim 1 wherein said receive chain comprises:

a quadrature De-modulator;

a low pass filter coupled to an output of said quadrature De-modulator; and

an analog to digital converter coupled to an output of said low pass filter.

4. The transceiver as recited in claim 1 wherein said predistorter training circuit comprises a coefficient update circuit to generate alternative power indicators for said lookup table.

5. The transceiver as recited in claim 1 wherein said power indicators include both real and quadrature components.

6. The transceiver as recited in claim 1 wherein said predistorter training circuit operates only in a training mode.

7. The transceiver as recited in claim 1 wherein a root-raised cosine circuit provides said power indicator.

8. A method of reducing distortion in an output of a WCDMA transceiver having an antenna, comprising:

employing a lookup table to provide coefficients to a digital predistorter of a transmit chain based on power indicators;

employing a receive chain of said WCDMA transceiver during a training mode to provide a digital compensation signal that is a function of an output of said transmit chain, said antenna disconnected from said transmit chain during said training mode; and

employing both said power indicators and said digital compensation signal to cause said lookup table to provide alternative coefficients to said digital predistorter.

9. The method as recited in claim 8 wherein said transmit chain comprises:

an interpolator coupled to an output of said digital predistorter;

a digital to analog converter coupled to an output of said interpolator;

a low pass filter coupled to an output of said digital to analog converter;

a quadrature modulator coupled to an output of said low pass filter; and

an amplifier coupled to an output of said quadrature modulator.

10. The method as recited in claim 8 wherein said receive chain comprises:

a quadrature De-modulator;

a low pass filter coupled to an output of said quadrature De-modulator; and

an analog to digital converter coupled to an output of said low pass filter.

11. The method as recited in claim 8 wherein said employing both said power indicators and said digital compensation signal comprises generating alternative power indicators for said lookup table.

12. The method as recited in claim 8 wherein said power indicators include both real and quadrature components.

13. The method as recited in claim 8 wherein said employing both said power indicators and said digital compensation signal is carried out only in a training mode.

14. The method as recited in claim 8 wherein a root-raised cosine circuit provides said power indicator.

15. A WCDMA transceiver having an antenna, comprising:

a transmit chain, including:

a digital predistorter,

a lookup table that provides coefficients to said digital predistorter based on power indicators,

an interpolator coupled to an output of said digital predistorter,

a digital to analog converter coupled to an output of said interpolator,

a low pass filter coupled to an output of said digital to analog converter,

a quadrature modulator coupled to an output of said low pass filter, and

an amplifier coupled to an output of said quadrature modulator;

a receive chain, including:

a quadrature De-modulator,

a low pass filter coupled to an output of said quadrature De-modulator,

an analog to digital converter coupled to an output of said low pass filter; and

a predistorter training circuit, coupled to said transmit chain, that employs said receive chain during a training mode to provide a digital compensation signal that is a function of an output of said transmit chain and employs both said power indicators and said digital compensation signal to cause said lookup table to provide alternative coefficients to said digital predistorter thereby to reduce distortion in said output, wherein said antenna is disconnected from said transmit chain during said training mode.

16. The transceiver as recited in claim 15 wherein said predistorter training circuit comprises a coefficient update circuit to generate alternative power indicators for said lookup table.

17. The transceiver as recited in claim 15 wherein said power indicators include both real and quadrature components.

18. The transceiver as recited in claim 15 wherein said predistorter training circuit operates only in a training mode.

19. The transceiver as recited in claim 15 wherein a root-raised cosine circuit provides said power indicator.

20. The transceiver as recited in claim 15 wherein said transceiver is located within a cellular telephone.

Assignments (10)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035365/0634 →
CERTIFICATE OF CONVERSION Recorded Aug 29, 2014
From: AGERE SYSTEMS INC.
To: AGERE SYSTEMS LLC
Reel/Frame 033663/0948 →
MERGER Recorded Aug 29, 2014
From: AGERE SYSTEMS GUARDIAN CORP.
To: AGERE SYSTEMS INC.
Reel/Frame 033639/0751 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 23, 2001
From: BAUDER, RUEDIGER; YAN, QING; YIIN, JEFFREY LIHBOR
To: AGERE SYSTEMS GUARDIAN CORPORATION
Reel/Frame 012023/0765 →