IP Library Granted Patent US 6,963,109
Granted Patent B2
US 6,963,109 · App. 09/943,667 · Granted Nov 8, 2005

Semiconductor device and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,963,109
App. No.
09/943,667
Granted
Nov 8, 2005
Kind
B2
Abstract

A semiconductor device has a gate electrode formed on a P type semiconductor substrate via gate oxide films. A first low concentration (LN type) drain region is made adjacent to one end of the gate electrode. A second low concentration (SLN type) drain region is formed in the first tow concentration drain region so that the second low concentration drain region is very close to the outer boundary of the second low concentration drain region and has at least a higher impurity concentration than the first low concentration drain region. A high concentration (N+ type) source region is formed adjacent to the other end of said gate electrode, and a high concentration (N+ type) drain region is formed in the second low concentration drain region having the designated space from one end of the gate electrode.

Claims (23)

1. A semiconductor device comprising:

a gate electrode formed on a first conductive type semiconductor substrate through a gate oxide film;

a first low concentration drain region of a second conductive type provided adjacent to one end of said gate electrode;

a second low concentration drain region of the second conductive type, provided in said first low concentration drain region, said second low concentration drain region being disposed close to an outer boundary of said first low concentration drain region and being higher in impurity concentration than at least an impurity concentration of the first low concentration drain region, wherein at least part of said second low concentration drain region is extended to an area under said gate electrode;

a high concentration source region of the second conductive type provided adjacent to another end of said gate electrode, wherein the high concentration source region is in direct contact with the substrate; and

a high concentration drain region of the second conductive type formed in said second low concentration drain region, said high concentration drain region being spaced away a predetermined distance from said gate electrode and being higher in impurity concentration than the second low concentration drain region.

2. A semiconductor device according to claim 1 , wherein said first low concentration drain region and said second low concentration drain region are formed by utilizing two kinds of second conductive type impurities, and the two kinds of said second type conductive impurities have different diffusion coefficients.

3. A semiconductor device according to claim 1 , wherein said first low concentration drain region and said second low concentration drain region are formed by using phosphorus ions and arsenic ions, respectively.

4. A semiconductor device according to claim 1 , wherein relatively, the first and second low concentration drain regions have low impurity concentrations and the high concentration drain region has a high impurity concentration.

5. A semiconductor device comprising:

a semiconductor substrate;

an gate oxide film provided on the semiconductor substrate;

a gate electrode disposed on the gate oxide film;

a first drain region provided adjacent to one end of said gate electrode in the semiconductor substrate;

a second drain region provided in said first drain region, an outer boundary of said second drain region being disposed close to an outer boundary of said first drain region, wherein at least part of said second drain region is extended to an area under said gate electrode;

a third drain region provided in said second drain region, said third drain region being spaced away a predetermined distance from said gate electrode and being spaced -apart from the outer boundary of the second drain region; and

a source region of the second conductive type provided adjacent to another end of said gate electrode, wherein region of the second conductive tape is in direct contact with the substrate,

wherein the first, second, and third drain regions all having different impurity concentrations.

6. A semiconductor device according to claim 5 , wherein the second drain region has a higher impurity concentration than the first drain region, and the third drain region has a higher impurity concentration than the second drain region.

7. A semiconductor device according to claim 5 , wherein the first, second, and third drain regions and the source region are of a second conductivity type and the semiconductor substrate is of a first conductivity type.

8. A semiconductor device according to claim 5 , wherein said first drain region and said second drain region are formed by utilizing two kinds of second conductive type impurities, and the two kinds of said second type conductive impurities have different diffusion coefficients.

9. A semiconductor device according to claim 5 , wherein said first drain region and said second drain region are formed by using phosphorus ions and arsenic ions, respectively.

10. A semiconductor device according to claim 5 , wherein the first, second and third drain regions form a triple well structure in the semiconductor substrate such that the third drain region is the innermost well, the second drain region is the middle well surrounding the third drain region, and the first drain region is the outermost well surrounding the second drain region.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2001
From: KIKUCHI, SHUICHI; NISHIBE, EIJI
To: SANYO ELECTRIC CO., LTD.
Reel/Frame 012138/0368 →