IP Library Granted Patent US 7,340,069
Granted Patent B2
US 7,340,069 · App. 09/951,904 · Granted Mar 4, 2008

System and method for split automatic gain control

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,340,069
App. No.
09/951,904
Granted
Mar 4, 2008
Kind
B2
Abstract

A system and method for automatically controlling gain in a signal chain are presented. A first signal is processed to produce a processed signal. A gain is adjustably applied to the processed signal using an automatic gain control (AGC) mechanism. A resulting signal is produced. The gain is adjusted based on the first signal. As such, even when a desired signal is not substantially present in the first signal, gain is not excessively applied to the processed signal.

Claims (44)

1. A method for automatically controlling gain in a signal chain, comprising:

receiving an input signal at an input of a processing mechanism;

processing the input signal to produce a processed signal at an output of the processing mechanism;

receiving the processed signal at a processed signal input to an automatic gain control (AGC) mechanism and receiving the input signal at a gain adjust input of the AGC mechanism; and

adjustably applying a gain to the processed signal, via the AGC mechanism, to produce a resulting signal, wherein the gain is adjusted based only on the input signal input to the processing mechanism, and not based on the processed signal output from the processing mechanism.

2. The method of claim 1 , further comprising processing, by at least one postprocessing mechanism, the resulting signal.

3. The method of claim 1 , wherein the unprocessed input signal comprises a desired signal component and an undesired signal component, wherein the desired signal is selectively present in the unprocessed input signal.

4. The method of claim 3 , wherein the desired signal and the undesired signal have approximately equal orders of magnitude.

5. The method of claim 3 , wherein the processing includes attenuating the undesired signal, the attenuating not substantially affecting the desired signal.

6. The method of claim 3 , wherein the desired signal is not substantially present in the unprocessed input signal, wherein the adjustably applying the gain includes increasing the gain applied to the processed signal.

7. The method of claim 3 , wherein the desired signal includes a voice signal.

8. The method of claim 3 , wherein the undesired signal includes a tone.

9. The method of claim 3 , wherein the signal chain is associated with a dictation mechanism.

10. A system for automatically controlling gain in a signal chain, comprising:

a processing mechanism having an input and an output, the processing mechanism being configured to receive an input signal, to process the input signal, and to output a processed signal; and

an automatic gain control (AGC) mechanism having a processed signal input and a gain adjust input and an output, the AGC processed signal input being coupled to the processed signal output from the processing mechanism, the AGC gain adjust input being coupled to the input signal input to the processing mechanism, the AGC mechanism being configured to adjustably apply a gain to the processed signal and to output a resulting signal at the AGC output, wherein the applied gain is adjusted based only on the input signal input to the processing mechanism, and not based on the processed signal output from the processing mechanism.

11. The system of claim 10 , wherein the processing mechanism comprises a filter.

12. The system of claim 10 , further comprising at least one postprocessing mechanism coupled to the AGC output, the processing mechanism being configured to further process the resulting signal.

13. The system of claim 10 , wherein the unprocessed input signal comprises a desired signal component and an undesired signal component, wherein the desired signal is selectively present in the first signal.

14. The system of claim 13 , wherein the desired signal and the undesired signal have approximately equal orders of magnitude.

15. The system of claim 13 , wherein the processing mechanism is configured to attenuate the undesired signal, the attenuating not substantially affecting the desired signal.

16. The system of claim 13 , wherein the desired signal is not present in the unprocessed input signal, wherein the AGC mechanism is configured to increase the gain applied to the processed signal.

17. The system of claim 13 , wherein the desired signal includes a voice signal.

18. The system of claim 13 , wherein the undesired signal includes a tone.

19. The system of claim 13 , wherein the signal chain is associated with a dictation mechanism.

20. An automatic gain control (AGC) mechanism for a signal chain, comprising:

a processed signal input coupled to a processed signal, the processed signal being outputted by a processing mechanism configured to process an input signal;

a gain adjust input coupled to the input signal received at an input of the processing mechanism;

an output; and

a gain adjustment mechanism configured to adjustably apply a gain to the processed signal and to output the resulting signal at the output; wherein the applied gain is adjusted based only on the input signal input to the processing mechanism, and not based on the processed signal output from the processing mechanism.

21. The AGC mechanism of claim 20 , wherein the unprocessed input signal comprises a desired signal component and an undesired signal component, wherein the desired signal is selectively present in the unprocessed input signal.

22. A computer-readable medium having a plurality of processor-executable instruction sequences for:

receiving an input signal at an input of a processing mechanism;

processing the input signal to produce a processed signal at an output of the processing mechanism;

receiving the processed signal at a processed signal input to an automatic gain control (AGC) mechanism and receiving the input signal at a gain adjust input of the AGC mechanism; and

adjustably applying a gain to the processed signal, via the AGC mechanism, to produce a resulting signal, wherein the gain is adjusted based only on the input signal input to the processing mechanism, and not based on the processed signal output from the processing mechanism.

23. The computer-readable medium of claim 22 , further comprising processorexecutable instruction sequences for processing, by at least one postprocessing mechanism, the resulting signal.

24. The computer-readable medium of claim 22 , wherein the unprocessed input signal comprises a desired signal component and an undesired signal component, wherein the desired signal is selectively present in the unprocessed input signal.

25. The computer-readable medium of claim 24 , wherein the desired signal and the undesired signal have approximately equal orders of magnitude.

26. The computer-readable medium of claim 24 , wherein the processing includes attenuating the undesired signal, the attenuating not substantially affecting the desired signal.

27. The computer-readable medium of claim 24 , wherein the desired signal is not present in the unprocessed input signal, wherein the adjustably applying the gain includes increasing the gain applied to the processed signal.

28. The computer-readable medium of claim 24 , wherein the desired signal includes a voice signal.

29. The computer-readable medium of claim 24 , wherein the undesired signal includes a tone.

30. The computer-readable medium of claim 24 , wherein the resulting signal is associated with a dictation mechanism.

Assignments (9)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 4, 2013
From: INTEL CORPORATION
To: MICRON TECHNOLOGY, INC.
Reel/Frame 030747/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2001
From: SHEIMAN, ARTHUR E.
To: INTEL CORPORATION
Reel/Frame 012356/0799 →
Continuity (1)
Related Publication 20030053641A1 · Mar 20, 2003