IP Library Granted Patent US 7,038,496
Granted Patent B2
US 7,038,496 · App. 09/995,470 · Granted May 2, 2006

Device for comparison of frequencies with low temporal inertia

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,038,496
App. No.
09/995,470
Granted
May 2, 2006
Kind
B2
Abstract

The present invention relates to a device for comparison CMP, which is designed to emit a control signal Vcnt, which is representative of a difference which exists between the input signal frequencies Vdiv and Vref. The device according to the invention includes a phase/frequency comparator PD, which supplies a regulation signal Tun, which is subjected to pulse width modulation according to the difference observed. The device also includes a current source, which is designed to emit a charge current Ics, with a value which is controlled by the regulation signal Tun. The device further includes a capacitive element Cs, which is designed to generate the control signal Vcnt, under the effect of the charge current Ics. By means of a regulation signal Tun, which has a frequency which is virtually constant, the invention makes it possible to impose high-frequency variations on the control signal Vcnt.

Claims (38)

1. A frequency synthesizer, including:

an oscillator, which is designed to emit an output signal with an oscillation frequency which is controlled by means of a control signal; and

a device for comparison, which is designed to receive a first input signal and a second input signal and to emit the control signal that is representative of a frequency difference between the first and second input signals, the first and second input signals comprising the output signal of the oscillator and a reference signal, respectively, the device including:

a phase/frequency comparator, which is designed to receive the first and second input signals and to emit a first regulation signal;

a lowpass filter responsive to the first regulation signal to produce a filtered first regulation signal;

at least two current sources, each of which is designed to emit a charge current with a value that is variable according to the filtered first regulation signal; and

a capacitive element, which is designed to have the charge current pass through it and to generate the control signal;

wherein the phase/frequency comparator includes:

a flip-flop RS, the inputs of which for setting to one and to zero are piloted respectively by the first and second input signals, and an output of which is designed to emit the control signal;

a first and a second detector for active edges of the first and second input signals respectively, the outputs of which are connected to the inputs for setting to one and to zero of the flip-flop RS; and

means for re-initialization of the first and second detectors, which are designed to deactivate one or the other of the detectors, when the active edge which it has detected has been taken into account by the flip-flop RS;

the phase/frequency comparator being designed such that the first regulation signal comprises a succession of pulses, each of which has a width which is modulated according to the frequency difference which exists between said first and second input signals.

2. A frequency synthesizer as claimed in claim 1 , which also includes a programmable divider, which is inserted between the oscillator and the device for comparison.

3. A device for comparison, which is designed to receive a first input signal and a second input signal, and to emit a control signal, which is representative of a frequency difference which exists between the first and second input signals, including:

a phase/frequency comparator, which is designed to receive the first and second input signals, and to emit a first regulation signal;

a lowpass filter responsive to the first regulation for producing a filtered first regulation signal;

at least two current sources, each of which is designed to emit a charge current, with a value which is variable according to the filtered first regulation signal; and

a capacitive element, which is designed to have the charge current pass through it and to generate the control signal;

wherein the phase/frequency comparator includes:

a flip-flop RS, the inputs of which for setting to one and to zero are piloted respectively by the first and second input signals, and an output of which is designed to emit the control signal;

a first and a second detector for active edges of the first and second input signals respectively, the outputs of which are connected to the inputs for setting to one and to zero of the flip-flop RS; and

means for re-initialization of the first and second detectors, which are designed to deactivate one or the other of the detectors, when the active edge which it has detected has been taken into account by the flip-flop RS;

the phase/frequency comparator being designed such that the first regulation signal comprises a succession of pulses, each of which has a width which is modulated according to the frequency difference which exists between said first and second input signals.

4. A device designed for reception of radio signals, including:

an input stage, which is designed to receive a radio signal, and to convert the radio signal into a first output signal, with a frequency known as a radio frequency;

a frequency synthesizer including

an oscillator, which is designed to emit a second output signal with an oscillation frequency, the oscillator controlled by means of a control signal; and

a device for comparison, which is designed to receive a first input signal and a second input signal and to emit the control signal that is representative of a frequency difference between the first and second input signals, the first and second input signals comprising the output signal of the oscillator and a reference signal, respectively, the device including:

a phase/frequency comparator, which is designed to receive the first and second input signals and to emit a first regulation signal;

a lowpass filter responsive to the first regulation signal to produce a filtered first regulation signal;

at least two current sources, each of which is designed to emit a charge current with a value that is variable according to the filtered first regulation signal; and

a capacitive element, which is designed to have the charge current pass through it and to generate the control signal;

wherein the phase/frequency comparator includes:

a flip-flop RS, the inputs of which for setting to one and to zero are piloted respectively by the first and second input signals, and an output of which is designed to emit the control signal;

a first and a second detector for active edges of the first and second input signals respectively, the outputs of which are connected to the inputs for setting to one and to zero of the flip-flop RS; and

means for re-initialization of the first and second detectors, which are designed to deactivate one or the other of the detectors, when the active edge which it has detected has been taken into account by the flip-flop RS;

the phase/frequency comparator being designed such that the first regulation signal comprises a succession, of pulses, each of which has a width which is modulated according to the frequency difference which exists between said first and second input signals; and

a mixer, which is designed to receive the output signals of the input stage and of the frequency synthesizer, and to emit a signal with a frequency which is equal to a difference between the radio frequency and the oscillation frequency.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2011
From: NXP B.V.
To: CALLAHAN CELLULAR L.L.C.
Reel/Frame 027265/0798 →
CHANGE OF NAME Recorded Aug 31, 2011
From: PHILIPS SEMICONDUCTORS INTERNATIONAL B.V.
To: NXP B.V.
Reel/Frame 026837/0649 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2006
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.
To: NXP B.V.
Reel/Frame 018635/0787 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 24, 2002
From: CANARD, DAVID; FILLATRE, VINCENT
To: KONINKLIJKE PHILIPS ELECTRONICS N.V.
Reel/Frame 012847/0374 →