IP Library Granted Patent US 6,858,496
Granted Patent B1
US 6,858,496 · App. 10/010,280 · Granted Feb 22, 2005

Oxidizing pretreatment of ONO layer for flash memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,858,496
App. No.
10/010,280
Granted
Feb 22, 2005
Kind
B1
Abstract

A method of forming a dielectric structure for a flash memory cell includes forming a first layer of silicon dioxide, forming a layer of silicon nitride on the first layer of silicon dioxide, and pretreating the silicon nitride layer. Pretreatment of the silicon nitride layer includes oxidation. The method further includes depositing a second layer of silicon dioxide on the pretreated silicon nitride layer. Oxidation of the silicon nitride can occur in a batch process or in a single wafer tool, such as a single wafer rapid thermal anneal (RTA) tool. The oxidizing pretreatment of the nitride layer improves the integrity of the ONO structure and enables the second layer of silicon dioxide to be deposited rather than thermally grown. Because the nitride layer undergoes less change after deposition of the second layer of silicon dioxide, the present method improves the overall reliability of the ONO structure.

Claims (36)

1. A method of forming a dielectric structure for a flash memory cell, the method comprising:

forming a first layer of silicon dioxide;

forming a silicon nitride layer on the first layer of silicon dioxide;

oxidizing the silicon nitride layer;

depositing a second layer of silicon dioxide on the pretreated silicon nitride layer after the oxidizing; and

wherein oxidizing the silicon nitride layer occurs in a batch furnace at a temperature of approximately 800° C. to 1050° C. for approximately 5 min. to 15 ml.

2. A method of forming a dielectric structure for a flash memory cell, the method comprising:

forming a first layer of silicon dioxide;

forming a silicon nitride layer on the first layer of silicon dioxide;

oxidizing the silicon nitride layer;

depositing a second layer of silicon dioxide on the pretreated silicon nitride layer after the oxidizing; and

wherein oxidizing the silicon nitride layer occurs in a single wafer tool at a temperature of approximately 800° C. to 1100° C. for approximately 0.1 s to 6 s.

3. A method of making a flash memory cell including a first polysilicon layer, the method comprising:

forming a first layer of silicon dioxide on the first polysilicon layer;

forming a silicon nitride layer on the first layer of silicon dioxide;

oxidizing the silicon nitride layer;

depositing a second layer of silicon dioxide on the silicon nitride layer after the oxidizing; and

wherein oxidizing the silicon nitride layer occurs in a batch furnace at a temperature of approximately 800° C. to 1050° C. for approximately 5 min. to 15 min. with a gas mixture of approximately 5% oxygen to 100% oxygen and a diluent, the diluent comprising one of argon and nitrogen.

4. A method of making a flash memory cell including a first polysilicon layer, the method comprising:

forming a first layer of silicon dioxide on the first polysilicon layer;

forming a silicon nitride layer on the first layer of silicon dioxide;

oxidizing the silicon nitride layer;

depositing a second layer of silicon dioxide on the silicon nitride layer after the oxidizing; and

wherein oxidizing the silicon nitride layer occurs in a batch furnace with a temperature of approximately 800° C. to 1050° C. for approximately 5 min. to 15 min. with a gas mixture of approximately 5% steam to 100% to steam and a diluent, the diluent comprising one of argon and nitrogen.

5. A method of making a flash memory cell including a first polysilicon layer, the method comprising:

forming a first layer of silicon dioxide on the first polysilicon layer;

forming a silicon nitride layer on the first layer of silicon dioxide;

oxidizing the silicon nitride layer;

depositing a second layer of silicon dioxide on the silicon nitride layer after the oxidizing; and

wherein oxidizing the silicon nitride layer occurs in a single wafer tool at a temperature of approximately 800° C. to 1100° C. for approximately 0.1 s to 6 s with a gas mixture of approximately 5% oxygen to 100% oxygen and a diluent, the diluent comprising one of argon and nitrogen.

6. A method of making a flash memory cell including a first polysilicon layer, the method comprising:

forming a first layer of silicon dioxide on the first polysilicon layer;

forming a silicon nitride layer on the first layer of silicon dioxide;

oxidizing the silicon nitride layer;

depositing a second layer of silicon dioxide on the silicon nitride layer after the oxidizing; and

wherein oxidizing the silicon-nitride layer occurs in a single wafer tool at a temperature of approximately 800° C. to 1100° C. for approximately 0.1 s to 6 s with a gas mixture of approximately 1% steam to 10% steam and a diluent, the diluent comprising one of argon and nitrogen.

Assignments (9)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036036/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2007
From: SPANSION INC.
To: SPANSION LLC
Reel/Frame 019069/0113 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2007
From: ADVANCED MICRO DEVICES, INC.
To: SPANSION INC.
Reel/Frame 019028/0662 →