IP Library Granted Patent US 6,954,815
Granted Patent B2
US 6,954,815 · App. 10/010,306 · Granted Oct 11, 2005

Microcomputer with universal serial bus interface circuit and method of controlling the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,954,815
App. No.
10/010,306
Granted
Oct 11, 2005
Kind
B2
Abstract

A microcomputer includes a universal serial bus (USB) interface circuit wherein a program is written from a host to the microcomputer at high speed by utilizing a USB cable for connecting the host to a peripheral device. Nonvolatile memory, such as flash ROM, for program storage has a first program area to which program data transmitted from a personal computer is to be written and a second program area storing a write control program. Program data stored temporarily in RAM is written to the first program area of the flash ROM through a USB interface circuit in accordance with the write control program.

Claims (23)

1. A microcomputer comprising a USB interface circuit for interfacing data transmission and receipt between a host and the microcomputer, a nonvolatile memory for program storage which can electrically carry out rewrite and read, a data memory for temporarily storing program data transmitted from the host which are parallel convened by the USB interface circuit, and a CPU for executing a program instruction read from the nonvolatile memory,

wherein the nonvolatile memory for program storage has a first program area storing a write control program and a second program area to which the program data are to be written, and the program data stored temporarily in the data memory are written to the second program area in accordance with the write control program stored in the first program area.

2. The microcomputer according to claim 1 , further comprising a program counter for controlling an address of the nonvolatile memory for program storage, a value of the program counter being caused to jump to a starting address of the first program area in response to a reset of the microcomputer.

3. The microcomputer according to claim 1 , wherein the data memory is a RAM.

4. The microcomputer according to claim 3 , wherein the RAM is accessible from the USB interface circuit and the CPU.

5. The microcomputer according to claim 4 , further comprising an address selecting circuit for selecting a first address signal output from the USB interface circuit and a second address signal output from the CPU and inputting the address signal to an address decoder of the RAM, a data area of the RAM being accessible from the USB interface circuit and the CPU.

6. The microcomputer according to claim 5 , wherein the address selecting circuit selects the first address signal output from the USB interface circuit during receipt of data from the host.

7. A microcomputer comprising:

a USB interface circuit for interfacing data transmission and receipt between a host and the microcomputer;

a temporary register for transmission and receipt which is provided in the USB interface circuit and serves to temporarily store data; and

a RAM which is accessible from the CPU and the temporary register for transmission and receipt in the microcomputer,

wherein data transfer is carried out between the temporary register and the RAM.

8. The microcomputer according to claim 7 , further comprising an address selecting circuit for selecting a first address signal output from the USB interface circuit and a second address signal output from the CPU and inputting the address signal to an address decoder of the RAM, a data area of the RAM being accessible from the USB interface circuit and the CPU.

9. The microcomputer according to claim 8 , wherein the address selecting circuit selects the first address signal output from the USB interface circuit during receipt of data from the host.

10. A microcomputer comprising a USB interface circuit for interfacing data transmission and receipt between a host and the microcomputer, a nonvolatile memory for program storage which can electrically carry out rewrite and read, and a CPU for executing a program read from the nonvolatile memory,

wherein a specific memory area for storing identification information to specify a vendor of the microcomputer is provided in the nonvolatile memory and the identification information read from the specific memory area is transmitted to the host through the USB interface circuit during initialization of a USB, and

wherein the nonvolatile memory has a first program area storing a write control program and a second program area to which program data are to be written, and the program data are written to the second program area in accordance with the write control program stored in the first program area.

11. The microcomputer according to claim 10 , wherein the specific memory area of the nonvolatile memory in which the identification information is to be stored is provided adjacently to the first program area.

12. A method of controlling a microcomputer comprising a USB interface circuit for interfacing data transmission and receipt between a host and the microcomputer, a nonvolatile memory having a first program area storing a write control program and a second program area to which program data are to be written and capable of electrically carrying out rewrite and read, and a CPU for executing a program read from the nonvolatile memory, comprising:

a first step of starting execution of the write control program in response to a reset of the microcomputer, a second step of executing initialization of a USB, a third step of writing program data from the host to the second program area of the nonvolatile memory, and a fourth step of executing a program written to the second program area.

13. A method of controlling a microcomputer according to claim 12 , wherein the microcomputer is reset by power-on reset.

14. A method of controlling a microcomputer according to claim 12 , comprising a step of deciding whether or not program data are to be rewritten from the host after the fourth step, wherein when the rewrite is to be carried out, the first to fourth steps are repeated again to rewrite the program data from the host to the second program area of the nonvolatile memory and to execute a program thus rewritten.

15. A method of controlling a microcomputer according to claim 12 , further comprising a step of writing collating code data to a specific area in the second program area after the third step and a step of comparing data in the specific area with the collating code data after the first step, the third step being executed if both of them are not coincident with each other and program data are not rewritten from the host to the second program area of the nonvolatile memory but a program written to the second program area is executed if both of them are coincident with each other.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 8, 2001
From: KONDO, HIDEO
To: SANYO ELECTRIC CO., LTD.
Reel/Frame 012369/0493 →