IP Library Granted Patent US 6,999,627
Granted Patent B2
US 6,999,627 · App. 10/025,290 · Granted Feb 14, 2006

Deterministic prediction in an image processing system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,999,627
App. No.
10/025,290
Granted
Feb 14, 2006
Kind
B2
Abstract

Embodiments of the present invention relate to deterministic prediction in an image processing system. One aspect relates to an image processing system having a deterministic prediction decode unit for predicting individual pixels of an image based on a predetermined deterministic prediction algorithm. The deterministic prediction decode unit includes a look-up table, organized into four spatial phases, for storing values to be used by the predetermined deterministic prediction algorithm when converting a relatively low resolution image to a relatively higher resolution image. A prediction is made for a target pixel by accessing at least two of the four spatial phases of the look-up table to read at least two possible values of the target pixel. In one embodiment, the value of two target pixels can be provided within a same clock period, thus allowing for the decoding of two spatial phases with each access to the look-up table.

Claims (41)

1. An image processing system, comprising:

a deterministic prediction decode unit for predicting individual pixels of an image based on a predetermined deterministic prediction algorithm, the deterministic prediction decode unit comprising:

a look-up table for storing values to be used by the predetermined deterministic prediction algorithm when converting a relatively low resolution image to a relatively higher resolution image;

wherein the look-up table is organized into four spatial phases, and wherein a prediction is made for a target pixel by accessing at least two of the four spatial phases of the look-up table to read at least two possible values of the target pixel.

2. The image processing system of claim 1 , wherein the look-up table is implemented in a memory device, and a plurality of reference pixels are provided for addressing the memory device to retrieve the values to be used by the predetermined deterministic prediction algorithm, wherein a reference pixel is a pixel that is used to predict a value of the target pixel.

3. The image processing system of claim 2 , wherein the memory device comprises first, second, third, and fourth memory portions corresponding to first, second, third, and fourth spatial phases, respectively, and the second memory portion is divided into first and second sub-portions, wherein values are stored in the first and second sub-portions based on a predetermined bit of the reference pixels used to access the first and second sub-portions.

4. The image processing system of claim 3 , further comprising:

a first multiplexer having a first input coupled to an output of the first sub-portion for receiving second phase prediction values, a second input coupled to an output of the second sub-portion for receiving the second phase prediction values, and an output for providing a second phase prediction result; and

a second multiplexer having a first input coupled to an output of the first memory portion for receiving a first phase prediction value, a second input for receiving a first phase pixel value from another source, and an output coupled to a control input of the first multiplexer, the output of the second multiplexer for providing a first phase decoded pixel value.

5. The image processing system of claim 4 , wherein the fourth memory is divided into third and fourth sub-portions, wherein values are stored in the third and fourth sub-portions based on a predetermined bit of the reference pixels used to access the third and fourth sub-portions.

6. The image processing system of claim 5 , further comprising:

a third multiplexer having a first input coupled to an output of the third sub-portion for receiving fourth prediction values, a second input coupled to an output of the fourth sub-portion for receiving the fourth phase prediction values, and an output for providing a fourth phase prediction result; and

a fourth multiplexer having a first input coupled to an output of the third memory portion for receiving a third phase prediction value, a second input for receiving a third phase pixel value from another source, and an output coupled to a control input of the third multiplexer, the output of the fourth multiplexer for providing a third phase decoded pixel value.

7. The image processing system of claim 6 , wherein if the first phase prediction value is determined to be predictable using deterministic prediction, the second phase prediction result is provided within a same clock period.

8. The image processing system of claim 7 , wherein if the first phase prediction value is determined to be not predictable using deterministic prediction, the second phase prediction result is provided within a same clock period that the first phase pixel value is available to the second multiplexer.

9. The image processing system of claim 8 , wherein if the third phase prediction value is determined to be predictable using deterministic prediction, the fourth phase prediction result is provided within a same clock period.

10. The image processing system of claim 9 , wherein if the third phase prediction value is determined to be not predictable using deterministic prediction, the fourth phase prediction result is provided within a same clock period that the third phase pixel value is available to the third multiplexer.

11. A method for deterministic prediction of a target pixel in an image processing system, comprising the steps of:

providing reference pixels corresponding to the target pixel to address terminals of first and second memories;

storing prediction values in the first and second memories based on a predetermined bit of the reference pixels; and

retrieving the prediction values from the first and second memories in response to the reference pixels for providing two prediction values corresponding to the target pixel;

determining that the first and second memories store second phase prediction values;

storing first phase prediction values in a third memory;

retrieving the first phase prediction value for a first phase target pixel;

if the first phase prediction value is predictable, the first phase prediction value determines a first phase decoded pixel value, and the first phase decoded pixel value is used to select one of the two second phase prediction values as a second phase prediction result.

12. The method of claim 11 , wherein the predetermined bit is characterized as being a most significant bit of the reference pixels used to access the first and second memories.

13. The method of claim 11 , further comprising the step of:

if the first phase prediction value is not predictable, the first phase decoded pixel value is determined by another source, and the first phase decoded pixel value is used to select one of the two second phase prediction values as a second phase prediction result.

14. The method of claim 11 , wherein if the first phase prediction value is determined to be predictable, the second phase prediction result is provided within a same clock period as the first phase prediction value is determined.

15. An image processing system, comprising:

an adaptive arithmetic decoder for receiving compressed image data, and in response, providing high resolution data;

a higher resolution image buffer for receiving the high resolution data, and in response, providing a first plurality of reference pixels;

a deterministic prediction decode unit, for receiving the first plurality of reference pixels and a second plurality of reference pixels, the deterministic prediction decode unit comprising:

a look-up table for storing values to be used by a deterministic prediction algorithm when converting a relatively low resolution image to a relatively higher resolution image;

wherein the look-up table is organized into four spatial phases, and wherein a prediction is made for a target pixel by accessing at least two of the four spatial phases of the look-up table to read at least two possible values of the target pixel.

16. The image processing system of claim 15 , wherein the look-up table is implemented in a memory device, and the first and second pluralities of reference pixels are provided for addressing the memory device to retrieve the values to be used by the deterministic prediction algorithm, wherein a reference pixel is a pixel that is used to predict a value of the target pixel.

17. The image processing system of claim 16 , wherein the memory device comprises first, second, third, and fourth memory portions corresponding to first, second, third, and fourth spatial phases, respectively, and the second memory portion is divided into first and second sub-portions, wherein values are stored in the first and second sub-portions based on a predetermined bit of the reference pixels used to access the first and second sub-portions.

18. The image processing system of claim 17 , further comprising:

a first multiplexer having a first input coupled to an output of the first sub-portion for receiving second phase prediction values, a second input coupled to an output of the second sub-portion for receiving the second phase prediction values, and an output for providing a second phase prediction result; and

a second multiplexer having a first input coupled to an output of the first memory portion for receiving a first phase prediction value, a second input for receiving a first phase pixel value from another source, and an output coupled to a control input of the first multiplexer, the output of the second multiplexer for providing a first phase decoded pixel value.

19. The image processing system of claim 18 , wherein if the first phase prediction value is determined to be predictable using deterministic prediction, the second phase prediction result is provided within a same clock period.

Assignments (17)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →