IP Library Granted Patent US 7,107,480
Granted Patent B1
US 7,107,480 · App. 10/032,332 · Granted Sep 12, 2006

System and method for preventing data corruption in solid-state memory devices after a power failure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,107,480
App. No.
10/032,332
Granted
Sep 12, 2006
Kind
B1
Abstract

A data preservation system for flash memory systems with a host system, the flash memory system receiving a host system power supply and energizing an auxiliary energy store therewith and communicating with the host system via an interface bus, wherein, upon loss of the host system power supply, the flash memory system actively isolates the connection to the host system power supply and isolates the interface bus and employs the supplemental energy store to continue write operations to flash memory.

Claims (35)

1. A data preservation system for flash memory systems connected with a host system, the flash memory system receiving a host system power supply and energizing a supplemental energy store therewith and communicating with the host system via an interface bus, wherein, upon loss of the host system power supply, the flash memory system actively isolates the connection to the host system power supply and isolates the interface bus and employs the supplemental energy store to complete pending flash memory write operations.

2. A data preservation system for flash memory systems receiving a power supply and experiencing power failure thereof, the data preservation system comprising:

a detection circuit in communication with the power supply;

an auxiliary power source;

an isolation circuit for isolating the auxiliary power source upon detection of a power failure by the detection circuit; and

controller circuitry configured to complete pending flash memory write operations storing data from volatile memory into flash memory using the auxiliary power source.

3. The data preservation system of claim 2 , wherein the volatile memory comprises a tri-state buffer.

4. The data preservation system of claim 2 , wherein the detection circuit comprises a voltage detector.

5. The data preservation system of claim 2 , wherein the auxiliary power source comprises capacitors.

6. A method of preserving data in flash memory systems experiencing a power failure, the method comprising:

charging an auxiliary power source with a supply voltage;

detecting a loss of power of the supply voltage;

isolating the auxiliary power source; and

utilizing the auxiliary power source to complete pending flash memory write operations storing data stored in volatile memory into flash memory.

7. The method of claim 6 , wherein isolating the auxiliary power source comprises opening a relay interconnecting the supply voltage and the auxiliary power source.

8. The method of claim 6 , further comprising isolating a host system data bus from the flash memory system.

9. A data preservation system comprising:

a power detector;

an auxiliary power source;

an isolator adapted to isolate the auxiliary power source when the power detector detects a loss of power; and

a data store configured to complete pending operations storing data into non-volatile memory powered by the auxiliary power source when the power detector detects a loss of power,

wherein the operations storing data into the non-volatile memory are pending prior to the loss of power.

10. The system of claim 9 , wherein the non-volatile memory comprises flash memory.

11. A method for storing data in a memory device, the method comprising:

detecting a power reduction;

decoupling an auxiliary power source upon detecting a power reduction; and

completing pending operations storing data into non-volatile memory using the auxiliary power source,

wherein the operations storing data into the non-volatile memory are pending prior to detecting the power reduction.

12. The method of claim 11 , further comprising decoupling a volatile memory from external connections.

13. The method of claim 12 , wherein the pending operations are storing data from the volatile memory into the non-volatile memory.

14. A memory device comprising:

means for detecting loss of power;

means for providing auxiliary power;

means for isolating the memory device upon detection of loss of power; and means for completing pending operations storing data into non-volatile memory utilizing the auxiliary power,

wherein the operations storing data into the non-volatile memory are pending prior to detecting the loss of power.

Assignments (6)
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: INNOVATIVE MEMORY SYSTEMS, INC.
Reel/Frame 058093/0863 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2018
From: HGST TECHNOLOGIES SANTA ANA, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 046174/0446 →
CHANGE OF NAME Recorded Jul 1, 2015
From: STEC, INC.
To: HGST TECHNOLOGIES SANTA ANA, INC.
Reel/Frame 036042/0390 →
MERGER AND CHANGE OF NAME Recorded Jun 12, 2007
From: SIMPLETECH, INC.
To: STEC, INC.
Reel/Frame 019440/0517 →