IP Library Granted Patent US 6,917,533
Granted Patent B2
US 6,917,533 · App. 10/045,571 · Granted Jul 12, 2005

Radiation-hardened programmable device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,917,533
App. No.
10/045,571
Granted
Jul 12, 2005
Kind
B2
Abstract

A method of programming a radiation-hardened integrated circuit includes the steps of supplying a prototype device including an SRAM memory circuit or programmable key circuit to a customer, having the customer develop working data patterns in the field in the same manner as a reading and writing to a normal RAM memory, having the customer save the final debugged data pattern, delivering the data pattern to the factory, loading the customer-developed data pattern into memory, programming the customer-developed data pattern into a number of production circuits, irradiating the production circuits at a total dosage of between 300K and 1 Meg RAD to burn the data pattern into memory, and shipping the irradiated and programmed parts to the customer.

Claims (10)

1. A method of programming a radiation-hardened integrated circuit comprising:

supplying a prototype memory device to a customer;

receiving a final debugged customer-developed data pattern;

loading the customer-developed data pattern into memory;

programming the customer-developed data pattern from the memory into a number of pin-compatible production memory devices;

irradiating the production memory devices sufficiently to burn the data pattern into memory; and

shipping the irradiated and programmed parts to the customer.

2. The method of claim 1 in which programming the customer-developed data pattern comprises:

setting the gate voltage on at least a first N-channel memory transistor to ground; and

setting the gate voltage on at least a second N-channel memory transistor to VDD, wherein the first and second N-channel transistors define a complementary data state.

Assignments (5)
SECURITY INTEREST Recorded Jan 9, 2023
From: CAES COLORADO SPRINGS LLC; COBHAM ADVANCED ELECTRONIC SOLUTIONS INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 062337/0939 →
ENTITY CONVERSION Recorded Aug 22, 2022
From: COBHAM COLORADO SPRINGS INC.
To: CAES COLORADO SPRINGS LLC
Reel/Frame 061299/0490 →
ENTITY CONVERSION Recorded Aug 22, 2022
From: COBHAM COLORADO SPRINGS INC.
To: CAES COLORADO SPRINGS LLC
Reel/Frame 061299/0532 →
CHANGE OF NAME Recorded Apr 7, 2021
From: AEROFLEX COLORADO SPRINGS, INC.
To: COBHAM COLORADO SPRINGS INC.
Reel/Frame 055847/0958 →
RELEASE OF PATENT SECURITY INTEREST Recorded Sep 12, 2014
From: JPMRGAN CHASE BANK, N.A.
To: AEROFLEX INCORPORATED; AEROFLEX/WEINSCHEL, INC.; AEROFLEX COLORADO SPRINGS, INC.; AEROFLEX MICROELECTRONIC SOLUTIONS, INC.; AEROFLEX PLAINVIEW, INC.; AEROFLEX SYSTEMS GROUP, INC.; AEROFLEX WICHITA, INC.
Reel/Frame 033728/0942 →