IP Library Granted Patent US 6,900,800
Granted Patent B2
US 6,900,800 · App. 10/085,487 · Granted May 31, 2005

Tile relative origin for plane equations

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,900,800
App. No.
10/085,487
Granted
May 31, 2005
Kind
B2
Abstract

Patch-parallelized plane equation evaluation, for triangle membership testing, is performed with reduced dynamic range by referencing x and y coordinates to a base location which is (for each patch) in or near the patch.

Claims (46)

1. A method for evaluating plane equations on a patch of pixels, comprising the actions of:

evaluating the plane equations at a base location which is not external to the patch; and

computing plane equation valuation offsets for a plurality of spatial offsets from said base location; wherein said plane equation valuation offsets are used to determine whether any pixels in said patch are part of a given primitive.

2. The method of claim 1 , wherein said base location is on the patch's boundary.

3. A parallelized method for evaluating plane equations on a patch of pixels, comprising the actions of:

converting the plane equations to a format in which x and y coordinates are referenced to a base location which is within one patch width from the patch being tested; and

computing plane equation valuation offsets for a plurality of spatial offsets from said base location; wherein said plane equation valuation offsets are used to determine whether any pixels in said patch are part of a given primitive.

4. A parallellized method for rapidly testing membership of pixels in a fragment, comprising the steps of:

(a.) defining half-plane membership functions with reference to a base point which is not outside the fragment;

(b.) evaluating said membership functions at a respective base location which is not external to the fragment; and

(c.) clamping extreme values of said membership functions;

wherein said clamping step limits dynamic range of said membership functions to less than 10 bits.

5. A parallellized method for rapidly testing membership of patches of pixels, comprising the steps of:

(a.) defining half-plane membership functions with reference to a base point which is not outside a respective patch;

(b.) evaluating said membership functions in parallel, for pixels of said patch; and

(c.) clamping extreme values of said membership functions;

wherein said clamping step limits dynamic range of said membership functions to less than 10 bits.

6. The method of claim 1 , wherein said plane equations are two-dimensional plane equations.

7. The method of claim 1 , wherein said patch of pixels holds 16 texels.

8. The method of claim 3 , wherein said plane equations are two-dimensional plane equations.

9. The method of claim 3 , wherein said patch of pixels holds 16 texels.

10. The method of claim 5 , wherein said patch of pixels holds 16 texels.

11. A computer graphics system for evaluating plane equations on a patch of pixels, the graphics system comprising:

means for evaluating the plane equations at a base location which is not external to the patch; and

means for computing plane equation valuation offsets for a plurality of spatial offsets from said base location; wherein said plane equation valuation offsets are used to determine whether any pixels in said patch are part of a given primitive.

12. The system of claim 11 , wherein said base location is on the patch's boundary.

13. The system of claim 11 , wherein said plane equations are two-dimensional plane equations.

14. The system of claim 11 , wherein said patch of pixels holds 16 texels.

15. A computer graphics system for parallelized evaluation of plane equations on a patch of pixels, the graphics system comprising:

means for converting the plane equations to a format in which x and y coordinates are referenced to a base location which is within one patch width from the patch being tested; and

means for computing plane equation valuation offsets for a plurality of spatial offsets from said base location; wherein said plane equation valuation offsets are used to determine whether any pixels in said patch are part of a given primitive.

16. The system of claim 15 , wherein said base location is not external to the patch being tested.

17. The system of claim 15 , wherein said base location is within the patch being tested.

18. The system of claim 15 , wherein said plane equations are two-dimensional plane equations.

19. The system of claim 15 , wherein said patch of pixels holds 16 texels.

20. A computer graphics system for parallelized, rapid testing of membership of pixels in a fragment, the graphics system comprising:

means for defining half-plane membership functions with reference to a base point which is not outside the fragment;

means for evaluating said membership functions at a respective base location which is not external to the fragment; and

means for clamping extreme values of said membership functions;

wherein said means for clamping limits dynamic range of said membership functions to less than 10 bits.

21. A computer graphics system for parallellized, rapid testing of membership of patches of pixels, comprising:

means for defining half-plane membership functions with reference to a base point which is not outside a respective patch;

means for evaluating said membership functions in parallel, for pixels of said patch; and

means for clamping extreme values of said membership functions;

wherein said, means for clamping limits dynamic range of said membership functions to less than 10 bits.

22. The system of claim 21 , wherein each patch of pixels holds 16 texels.

Assignments (9)
RELEASE OF SECURITY INTEREST IN SPECIFIED PATENTS Recorded May 10, 2022
From: BARINGS FINANCE LLC
To: RPX CLEARINGHOUSE LLC
Reel/Frame 059925/0652 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2021
From: MEDIATEK INC.
To: XUESHAN TECHNOLOGIES INC.
Reel/Frame 056593/0167 →
PATENT SECURITY AGREEMENT Recorded Oct 23, 2020
From: RPX CLEARINGHOUSE LLC; RPX CORPORATION
To: BARINGS FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 054244/0566 →
PATENT SECURITY AGREEMENT Recorded Oct 23, 2020
From: RPX CLEARINGHOUSE LLC; RPX CORPORATION
To: BARINGS FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 054198/0029 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2020
From: RPX CORPORATION
To: MEDIATEK INC.
Reel/Frame 054152/0888 →
RELEASE OF LIEN ON PATENTS Recorded Aug 14, 2020
From: JEFFERIES FINANCE LLC, AS COLLATERAL AGENT
To: RPX CORPORATION
Reel/Frame 053498/0067 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 5, 2020
From: RPX CORPORATION
To: MEDIATEK INC.
Reel/Frame 054107/0830 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2019
From: ZIILABS INC., LTD
To: RPX CORPORATION
Reel/Frame 048947/0592 →
CHANGE OF NAME Recorded Apr 1, 2014
From: 3DLABS INC., LTD.
To: ZIILABS INC., LTD.
Reel/Frame 032588/0125 →