IP Library Granted Patent US 6,942,019
Granted Patent B2
US 6,942,019 · App. 10/105,204 · Granted Sep 13, 2005

Apparatus and method for circuit board liquid cooling

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,942,019
App. No.
10/105,204
Granted
Sep 13, 2005
Kind
B2
Abstract

A circuit board cooling system employs a closed liquid delivery system to transfer heat from integrated circuits to a cooling liquid. The system includes one or more cooling panels that may be attached to a circuit board. Each cooing panel includes at least one channel for the circulation of cooling liquid stamped into a thermally conductive material. Each panel may include multiple levels in order to conform to the profile of integrated circuits to be cooled.

Claims (61)

1. A substantially planar electronics circuit board cooling panel, comprising:

a circuit board;

at least one thermally conductive plate stamped to form at least one channel for the transport of cooling liquid, the channel being defined by a convex structure stamped into the plate;

a channel covering attached to the stamped plate in a liquid-tight manner to thereby form an enclosed channel for the circulation of cooling liquid; and

input and output fixtures respectively formed at input and output ends of each channel to respectively accept and drain cooling liquid,

wherein the thermally conductive plate and the channel covering are affixed to the circuit board;

wherein the cross-section of a stamping pattern is an arc with a relatively large radius, so that, in combination with a flat channel covering, the cross-section has the shape of an oblate “D”.

2. The cooling panel of claim 1 , wherein a second thermally conductive plate is attached in a liquid-tight manner to said thermally conductive plate into which a channel has been stamped, said second thermally conductive plate forming said channel covering.

3. The cooling panel of claim 1 , wherein said at least one thermally conductive plate comprises a second thermally conductive plate, wherein said two thermally conductive plates sandwich said channel covering, with each of the two thermally conductive plates including at least one stamped channel pattern and each of the two thermally conductive plates being attached to the channel covering in a liquid-tight manner.

4. The cooling panel of claim 3 , wherein a third thermally conductive plate is the channel covering.

5. The cooling panel of claim 1 , wherein the cooling panel has a channel layout, wherein said channel layout overlaps predetermined areas on the circuit board being cooled.

6. The cooling panel of claim 1 , wherein the cooling panel has a channel layout, wherein the channel layout includes a serpentine section and a straight section.

7. A substantially planar electronics circuit board cooling panel, comprising:

a circuit board;

at least one thermally conductive plate stamped to form at least one channel for the transport of cooling liquid, the channel being defined by a convex structure stamped into the plate;

a channel covering attached to the stamped plate in a liquid-tight manner to thereby form an enclosed channel for the circulation of cooling liquid; and

input and output fixtures respectively formed at input and output ends of each channel to respectively accept and drain cooling liquid,

wherein the thermally conductive plate and the channel covering are affixed to the circuit board,

wherein the thermally conductive plate and the channel covering feature multilevel profiles, the levels conforming to the profile of the circuit board being cooled.

8. The cooling panel of claim 7 , wherein said channel covering is a thermally conductive plate, wherein both thermally conductive plates are stamped to form channels for the transport of cooling liquid.

9. The cooling panel of claim 8 , wherein the stamping patterns of the two plates overlap, thereby creating a deeper channel than a single stamped channel would create.

10. The cooling panel of claim 8 , wherein the stamping patterns of the two plates are non-overlapping and each thermally conductive plate operates as the channel covering for the other plate, thereby creating different channel layouts for opposite sides of the cooling panel.

11. The cooling panel of claim 7 , wherein the cooling panel has a channel layout, wherein said channel layout overlaps predetermined areas on the circuit board being cooled.

12. The cooling panel of claim 7 , wherein the cooling panel has a channel layout, wherein the channel layout includes a serpentine section and a straight section.

13. A method of cooling one or more substantially planar electronics circuit boards, comprising the steps of:

(A) stamping a channel pattern in a thermally conductive plate, the channel pattern encompassing a pattern of electronics to be cooled on the circuit board;

(B) attaching a channel covering to the stamped plate in a liquid-tight manner to thereby form an enclosed channel for the circulation of cooling liquid;

(C) affixing said thermally conductive plate and said channel covering to a circuit board; and

(D) pumping a cooling liquid into and out of the channel through input and output fixtures respectively formed at input and output ends of said channel;

wherein the step (A) of stamping a channel pattern comprises the step of:

stamping a channel pattern having the cross-section of an arc with a relatively large radius, so that, in combination with a flat channel covering, the channel cross-section has the shape of an oblate “D”.

14. The method of claim 13 , wherein said channel covering is a second thermally conductive plate.

15. The method of claim 13 , wherein the step (A) of stamping a channel pattern comprises the step of:

laying out the stamped channel pattern to overlap predetermined areas on a circuit board to be cooled.

16. A method of cooling one or more substantially planar electronics circuit boards, comprising the steps of:

(A) stamping a channel pattern in a thermally conductive plate, the channel pattern encompassing a pattern of electronics to be cooled on the circuit board;

(B) attaching a channel covering to the stamped plate in a liquid-tight manner to thereby form an enclosed channel for the circulation of cooling liquid;

(C) affixing said thermally conductive plate and said channel covering to a circuit board; and

(D) pumping a cooling liquid into and out of the channel through input and output fixtures respectively formed at input and output ends of said channel;

wherein said thermally conductive plate is substantially flat, wherein the step (A) of stamping a channel pattern comprises the step of:

stamping said substantially flat thermally conductive plate into multi-level plate that conforms to the profile of integrate circuits located on the circuit board to be cooled.

17. The method of claim 16 , wherein said channel covering is a second thermally conductive plate, wherein step (A) comprises the step of:

(A 1 ) stamping both thermally conductive plates to form channels for the transport of cooling liquid.

18. The method of claim 17 , wherein step (A 1 ) comprises the step of:

(A 2 ) overlapping the stamping patterns of the two plates, thereby creating a deeper channel than a single stamped channel would create.

19. The method of claim 17 , wherein step (A 1 ) comprises the step of:

(A 3 ) stamping non-overlapping patterns in the two plates and employing each thermally conductive plate as the channel covering for the other plate.

20. The method of claim 16 , wherein step (A) comprises:

stamping channel patterns in two thermally conductive plates, the channel pattern encompassing a pattern of electronics to be cooled on the circuit board;

wherein step (B) comprises the step of:

(B 1 ) sandwiching said channel covering between said two thermally conductive plates, each plate including at least one stamped channel pattern, each of the two thermally conductive plates being attached to the channel covering in a liquid-tight manner.

21. The method of claim 20 , wherein a thermally conductive plate is employed as the sandwiched channel covering of step (B 1 ).

22. The method of claim 16 , wherein the step (A) of stamping a channel pattern comprises the step of:

stamping serpentine and straight sections of a channel pattern into said thermally conductive plate.

23. A method of cooling one or more substantially planar electronics circuit boards, comprising the steps of:

(A) stamping a channel pattern in a thermally conductive plate, the channel pattern encompassing a pattern of electronics to be cooled on the circuit board;

(B) attaching a channel covering to the stamped plate in a liquid-tight manner to thereby form an enclosed channel for the circulation of cooling liquid;

(C) affixing said thermally conductive plate and said channel covering to a circuit board; and

(D) pumping a cooling liquid into and out of the channel through input and output fixtures respectively formed at input and output ends of said channel;

wherein said channel covering is a second thermally conductive plate having substantially the same overall dimensions as the thermally conductive plate having a channel pattern stamped into it, wherein the step (B) comprises:

soldering said second thermally conductive plate to said thermally conductive plate having a channel pattern stamped into it.

Assignments (9)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS, RECORDED AT REEL 047185, FRAME 0624 Recorded Mar 7, 2024
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS AGENT
To: XCERRA CORPORATION
Reel/Frame 066762/0811 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT STATEMENT THAT THIS DOCUMENT SERVES AS AN OATH/DECLARATION PREVIOUSLY RECORDED ON REEL 047185 FRAME 0628. ASSIGNOR(S) HEREBY CONFIRMS THE PATENT SECURITY AGREEMENT. Recorded Nov 28, 2018
From: XCERRA CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047675/0354 →
PATENT SECURITY AGREEMENT Recorded Oct 2, 2018
From: XCERRA CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047185/0624 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 7261561 AND REPLACE WITH PATENT NUMBER 7231561 PREVIOUSLY RECORDED ON REEL 034660 FRAME 0188. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded Feb 11, 2016
From: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 037824/0372 →
SECURITY AGREEMENT Recorded Dec 18, 2014
From: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 034660/0188 →
RELEASE OF SECURITY INTEREST IN UNITED STATES PATENTS Recorded Dec 18, 2014
From: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
To: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
Reel/Frame 034660/0394 →
CHANGE OF NAME Recorded May 27, 2014
From: LTX-CREDENCE CORPORATION
To: XCERRA CORPORATION
Reel/Frame 033032/0768 →
SECURITY AGREEMENT Recorded Jan 17, 2014
From: LTX-CREDENCE CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 032086/0476 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2002
From: PIKOVSKY, ANATOLY; ROEMER, ANDREW
To: LTX CORPORATION
Reel/Frame 012746/0443 →