IP Library Granted Patent US 6,903,609
Granted Patent B2
US 6,903,609 · App. 10/108,341 · Granted Jun 7, 2005

Operational amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,903,609
App. No.
10/108,341
Granted
Jun 7, 2005
Kind
B2
Abstract

An operational amplifier that decreases idling current, widens a voltage output range, and increases load driving capacity. The operational amplifier includes a first output transistor connected to a high potential power supply. A second output transistor is connected between the first output transistor and a low potential power supply. The first and second output transistors generate an output signal at a node between the first output transistor and the second output transistor. An idling current control circuit controls the collector current of the first output transistor in accordance with the base voltage of the second output transistor to control the idling current of the first and second output transistors.

Claims (10)

1. An operational amplifier comprising:

a first output transistor connected to a high potential power supply and having a control terminal;

a second output transistor connected between the first output transistor and a low potential power supply and having a control terminal, wherein the first and second output transistors generate an output signal at a node between the first output transistor and the second output transistor; and

an idling current control circuit connected to the first and second output transistors controlling a current that flows through the first output transistor, among the first and second output transistors, in accordance with a voltage of the control terminal of the second output transistor to control an idling current of the first and second output transistors, wherein the idling current control circuit includes a transistor having a collector, which receives a control current provided to control the control terminal of the first output transistors, and an emitter connected to the control terminal of the second output transistor.

2. An operational amplifier comprising:

a first output transistor connected to a high potential power supply;

a second output transistor connected between the first output transistor and a low potential power supply, wherein the first and second output transistors generate an output signal at a node between the first output transistor and the second output transistor; and

an idling current control circuit connected to the first and second output transistors controlling a collector current of the first output transistor, among the first and second output transistors, in accordance with a base voltage of the second output transistor to control an idling current of the first and second output transistors, wherein the idling current control circuit includes a transistor having a collector, which receives a base current provided to a base of the first output transistor, and an emitter connected to a base of the second output transistor.

3. An operational amplifier connecting a source side output transistor and a sink side output transistor in series between a high potential power supply and a low potential power supply to output an output signal from a node between the output transistors, the operational amplifier comprising:

an idling current control circuit controlling an idling current of the output transistors by controlling a collector current of the source side output transistor, among the source and sink side output transistors, based on a base potential at the sink side output transistor, wherein the idling current control circuit includes a transistor having a collector, which receives a base current provided to a base of the source side output transistors, and an emitter connected to a base of the sink side output transistor.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded Jun 12, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 042769/0227 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 042108/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →