IP Library Granted Patent US 6,955,930
Granted Patent B2
US 6,955,930 · App. 10/161,272 · Granted Oct 18, 2005

Method for determining thickness of a semiconductor substrate at the floor of a trench

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,955,930
App. No.
10/161,272
Granted
Oct 18, 2005
Kind
B2
Abstract

Apparatus and method for exposing a selected feature of an integrated circuit device such as a selected portion of the metallization layer, from the backside of the integrated circuit substrate without disturbing adjacent features of the device such as the active semiconductor regions. This is performed using an FIB (focused ion beam) etching process in conjunction with observation by an optical microscope to form a trench through the substrate. The process includes a precise optical endpointing technique to monitor the remaining thickness of the semiconductor substrate at the floor of the trench. It is important to terminate etching of the trench so that the trench floor extends as close to the active semiconductor structures as desired and yet is not detrimental to device operation. This is done without introducing a need for any additional tool. This is carried out using an infra-red optical technique which observes the interference fringes generated by the reflections from the silicon substrate surface and from semiconductor device circuitry layers to quantify the remaining semiconductor substrate thickness in the trench.

Claims (9)

1. A method for determining the thickness of the trench floor etched by chemical assisted FIB milling into the obverse silicon surface, the method comprising the instead steps of:

directing a light beam into the cavity from the obverse surface;

observing any fringes resulting from the light beam interference between reflections from the silicon surface (trench floor) and circuitry underneath; and

determining a thickness of the silicon substrate between a bottom of the cavity and the circuitry layers that reflect the light.

2. The method of claim 1 , wherein the interference fringes are at least one of Newton fringes and Fizeau fringes.

3. The method of claim 1 , wherein the light beam is infra-red light.

4. The method of claim 1 , wherein the step of observing includes finding no interference fringes, and the act of determining thereby results in a determined thickness of at least 38 μm.

5. The method of claim 1 , further comprising the step of determining a configuration of the bottom of the cavity from the observed fringes.

6. The method of claim 1 , wherein the step of determining comprises determining one of a relative contrast of the fringes.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2004
From: NPTEST, LLC
To: CREDENCE SYSTEMS CORPORATION
Reel/Frame 015242/0574 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2003
From: SCHLUMBERGER TECHNOLOGIES, INC.
To: NPTEST, LLC
Reel/Frame 014260/0387 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2002
From: LE ROY, ERWAN; TSAO, CHUN-CHENG
To: SCHLUMBERGER TECHNOLOGIES, INC.
Reel/Frame 013251/0437 →