Granted Patent
Utility
US 6,590,297
· Confirmation No. 3272
SEMICONDUCTOR CHIP HAVING PADS WITH PLURAL JUNCTIONS FOR DIFFERENT ASSEMBLY METHODS
Inventor:
Masao Sasaki
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2002-06-21 | TRNA |
Transmittal of New Application | 4 | View | |
| 2002-06-21 | A.PE |
Preliminary Amendment | 22 | View | |
| 2002-06-21 | SPEC |
Specification | 18 | View | |
| 2002-06-21 | CLM |
Claims | 3 | View | |
| 2002-06-21 | ABST |
Abstract | 1 | View | |
| 2002-06-21 | DRW |
Drawings-only black and white line drawings | 6 | View | |
| 2002-06-21 | OATH |
Oath or Declaration filed | 3 | View |
Inventors
Masao Sasaki
Minato-ku, JAPAN
Attorneys & Agents of Record
Classification
USPC
257/786
H10W72/90
H10W72/20
Y10T29/49144
H10W72/07251
H10W72/07551
H10W72/536
H10W72/5363
H10W72/932
H10W72/952
H10W72/07536
H10W72/951
H10W90/756
H10W72/50
H10W72/29
H10W90/754
H10W72/5522
H10W72/59
H10W70/60
H10W72/5449
H10W72/5524
H10W72/934
H10W72/251
Prosecution
- Examiner
- WILLIAMS, ALEXANDER O
- Art Unit
- 2826
- Docket No.
- PNET.016D2
- Confirmation No.
- 3272
Foreign Priority
9-246535
·
1997-09-11
·
JAPAN
Publication
- Pub. No.
- US20020153619A1
- Pub. Date
- 2002-10-24
Patent Term Adjustment
-19days
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- Patent No.
- US 6,590,297
- App. No.
- 10/175,864
- Filed
- 2002-06-21
- Granted
- 2003-07-08
- Pub. No.
- US20020153619A1
- Examiner
- WILLIAMS, ALEXANDER O
- Art Unit
- 2826
- PTA
- -19 days
External Links