IP Library Granted Patent US 7,028,117
Granted Patent B1
US 7,028,117 · App. 10/185,875 · Granted Apr 11, 2006

Structure for handling packetized SCSI protocol data overruns in a multi-data channel host adapter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,028,117
App. No.
10/185,875
Granted
Apr 11, 2006
Kind
B1
Abstract

An overrun data handling circuit in a SCSI initiator automatically handles Packetized SCSI Protocol data overruns. A multi-data channel host adapter includes the overrun data handling circuit that automatically handles data overruns for one data context in a Packetized SCSI Protocol data stream without damaging data for other data contexts, in the data stream, for which a data overrun has not occurred.

Claims (44)

1. A SCSI host adapter comprising:

a bit bucket circuit including an enable terminal wherein said bit bucket circuit automatically generates at least one SCSI acknowledge signal after a signal is asserted on said enable terminal; and

an overrun data handling circuit comprising:

a bit bucket enable output line connected to said enable terminal; and

a tag logic circuit wherein after an overrun condition exists, said overrun data handling circuit drives a de-asserted signal on said bit bucket enable output line, after detection of a context change by said tag logic circuit, to disable said bit bucket circuit.

2. The SCSI host adapter of claim 1 further comprising:

a plurality of data channels; and

a status block.

3. The SCSI host adapter of claim 2 wherein said data overrun data handling circuit further comprises:

a bit bucket disable circuit connected to said status block and having an output terminal.

4. The SCSI host adapter of claim 3 wherein said data overrun data handling circuit further comprises:

a bit bucket control line connected to said output terminal of said bit bucket disable circuit.

5. The SCSI host adapter of claim 4 wherein said data overrun data handling circuit further comprises:

a bit bucket enable controller connected to said bit bucket control line and to said bit bucket enable output line.

6. The SCSI host adapter of claim 5 wherein said data overrun data handling circuit further comprises:

a host adapter driver bit bucket enable line connected to said bit bucket enable controller wherein said bit bucket enable controller automatically selectively connects and selectively disconnects said host adapter driver bit bucket enable line to and from said bit bucket enable output line.

7. The SCSI host adapter of claim 6 wherein said data overrun data handling circuit further comprises:

a context change line connected between said tag logic circuit and said bit bucket enable controller wherein after a signal is asserted on said context change line by said tag logic circuit, said bit bucket enable controller drives said de-asserted signal on said bit bucket enable output line of said data overrun data handling circuit independent of a signal level on said host adapter driver bit bucket enable line.

8. The SCSI host adapter of claim 7 wherein said tag logic circuit further comprises:

a bit bucket tag register coupled to said output terminal of said tag logic circuit.

9. The SCSI host adapter of claim 7 wherein said tag logic circuit further comprises:

a current tag register coupled to said output terminal of said tag logic circuit.

10. The SCSI host adapter of claim 8 wherein said tag logic circuit further comprises:

a current tag register coupled to said output terminal of said tag logic circuit.

11. A SCSI host adapter comprising:

a bit bucket circuit including an enable terminal wherein said bit bucket circuit automatically generates at least one SCSI acknowledge signal after a signal is asserted on said enable terminal;

a plurality of data channels;

a bus phase change status block;

a context done status block;

an overrun data handling circuit comprising:

a bit bucket enable output line connected to said enable terminal;

a bit bucket disable circuit connected to said bus phase change status block and to said context done status block, and having an output terminal;

a bit bucket enable controller connected to said bit bucket enable output line;

a host adapter driver bit bucket enable line connected to said bit bucket enable controller wherein said bit bucket enable controller automatically selectively connects and selectively disconnects said host adapter driver bit bucket enable line to and from said bit bucket enable output line;

a bit bucket control line connected to said output terminal of said bit bucket disable circuit and to said bit bucket enable controller wherein after a signal is asserted on said bit bucket control line, said bit bucket enable controller disconnects said host adapter driver bit bucket enable line from said bit bucket enable output line; and

a context change line connected to said bit bucket enable controller wherein after a signal is asserted on said context change line, said bit bucket enable controller disconnects said host adapter driver bit bucket enable line from said bit bucket enable output line.

12. The SCSI host adapter of claim 11 further comprising:

a tag logic circuit having an output terminal connected to said context change line.

13. The SCSI host adapter of claim 12 wherein said tag logic circuit further comprises:

a bit bucket tag register coupled to said output terminal of said tag logic circuit.

14. The SCSI host adapter of claim 12 wherein said tag logic circuit further comprises:

a current tag register coupled to said output terminal of said tag logic circuit.

15. The SCSI host adapter of claim 13 wherein said tag logic circuit further comprises:

a current tag register coupled to said output terminal of said tag logic circuit.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.; MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 046251/0271 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI STORAGE SOLUTIONS, INC. (F/K/A PMC-SIERRA, INC.); MICROSEMI STORAGE SOLUTIONS (U.S.), INC. (F/K/A PMC-SIERRA US, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037689/0719 →
RELEASE OF SECURITY INTEREST Recorded Feb 1, 2016
From: BANK OF AMERICA, N.A.
To: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
Reel/Frame 037675/0129 →
SECURITY INTEREST IN PATENTS Recorded Aug 6, 2013
From: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 030947/0710 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2013
From: ADAPTEC, INC.
To: PMC-SIERRA, INC.
Reel/Frame 030899/0567 →