IP Library Granted Patent US 6,961,872
Granted Patent B2
US 6,961,872 · App. 10/193,325 · Granted Nov 1, 2005

Microcomputer and debugging system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,961,872
App. No.
10/193,325
Granted
Nov 1, 2005
Kind
B2
Abstract

A microcomputer according to the present invention includes: collecting unit for generating and collecting a series of trace information for each execution process of a program to be evaluated in a preset sampling period for a predetermined number of repetitions; outputting circuit for outputting the series of the trace information for each repetition; and decimating circuit for deleting any of the trace information collected at each repetition so that the outputting circuit can output all of the trace information to be collected within the sampling period when the collecting circuit has finished repetitive collection process.

Claims (29)

1. A microcomputer comprising:

collecting means for generating and collecting a series of trace information for each execution process of a program to be evaluated within a preset sampling period for a predetermined number of repetitions;

outputting means for outputting the series of the trace information for each repetition; and

decimating means for deleting any of the trace information collected at each repetition so that said outputting means can output all of the trace information to be collected within said sampling period when said collecting means has finished repetitive collection process, wherein the decimating means further comprises counting means for counting a predetermined cycle interval in the sampling period when the collecting means collects the trace information, so as to delete the trace information generated within said predetermined cycle interval.

2. A microcomputer according to claim 1 , wherein the counting means counts in synchronization with clock signals for collecting operation of the trace information or generation of the trace information.

3. A microcomputer according to claim 1 , wherein the counting means has an external setting circuit for setting the cycle interval and/or a count starting point to delete the trace information from outside.

4. A microcomputer according to claim 1 , further comprising discard number keeping means for counting and keeping the number of the trace information that has been generated and collected during output of previous trace information by the outputting means and therefore cannot be output in the collecting operation of the trace information by the collecting means.

5. A microcomputer according to claim 1 , further comprising total number keeping means for counting and keeping the total number of the trace information generated within the sampling period in the collecting operation of the trace information by the collecting means.

6. A microcomputer according to claim 1 , further comprising:

summary keeping means for generating and keeping summary information about the trace information generated within each sampling period; and

comparing means for comparing each of the summary information kept by said summary keeping means every time and outputting the result of said comparison.

7. A microcomputer according to claim 6 , wherein the summary information consists of the total number and/or a checksum of the trace information generated within the sampling period.

8. A microcomputer according to claim 7 , wherein the summary information consists of a checksum of address information and/or data information included in the trace information generated within the sampling period.

9. A microcomputer according to claim 6 , wherein the summary keeping means has an external setting circuit for initializing kept contents from outside.

10. A microcomputer according to claim 1 , further comprising means for deleting the trace information about interruption processing of the CPU in the collecting operation of the trace information by the collecting means.

11. A debugging system for controlling debugging for a microcomputer that comprises: collecting means for generating and collecting a series of trace information for each execution process of a program to be evaluated within a preset sampling period for a predetermined number of repetitions; outputting means for outputting the series of the trace information for each repetition; and decimating means for deleting any of the trace information collected at each repetition so that said outputting means can output all of the trace information to be collected within said sampling period when said collecting means has finished all of the repetitive collection process, said debugging system comprising:

trace information reconstructing means for keeping the series of the trace information output from said outputting means for each repetition sequentially and for sorting the series of the information in an original generating order to construct the trace information which is to be collected over said sampling period entirely; and

debug controlling means for reading and/or configuring information about collection of the trace information for each means in said microcomputer and controlling debugging of said microcomputer using said trace information, wherein

the decimating means comprises counting means for counting a predetermined cycle interval within the sampling period when the collecting means collects the trace information and the decimating means deletes the trace information generated within said predetermined cycle interval; and

the debug controlling means sets the cycle interval and/or a count starting point to delete the trace information in said counting means.

12. A debugging system according to claim 11 , wherein

the microcomputer further comprises discard number keeping means for counting and keeping the number of the trace information that has been generated and collected during output of previous trace information by the outputting means and therefore cannot be output in the collecting operation of the trace information by the collecting means; and

the debug controlling means reads the number of the trace information that cannot be output from said discard number keeping means and then sets in said microcomputer the number of repetitions determined according to said number of the trace information.

13. A debugging system according to claim 11 , wherein

the microcomputer further comprises total number keeping means for counting and keeping the total number of the trace information generated within the sampling period in the collecting operation of the trace information by the collecting means; and

the debug controlling means reads the number of the trace information that cannot be output from said total number keeping means and then sets in said microcomputer the number of repetitions determined according to said total number of said trace information.

14. A debugging system according to claim 11 , wherein

the microcomputer further comprises summary keeping means for generating and keeping summary information about the trace information generated within each sampling period and comparing means for comparing each of the summary information kept by said summary keeping means every time and outputting a result of said comparison; and

the debug controlling mans determines identicalness of the trace information generated from said comparison result for each repetition and judges whether the program to be evaluated has been executed normally based upon said determination.

Assignments (5)
CHANGE OF NAME Recorded Sep 15, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 024990/0129 →
MERGER Recorded Sep 15, 2010
From: RENESAS TECHNOLOGY CORP.
To: NEC ELECTRONICS CORPORATION
Reel/Frame 024990/0153 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2004
From: MITSUBISHI DENKI KABUSHIKI KAISHA
To: RENESAS TECHNOLOGY CORP.
Reel/Frame 015185/0122 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2003
From: MITSUBISHI DENKI KABUSHIKI KAISHA
To: RENESAS TECHNOLOGY CORP.
Reel/Frame 014502/0289 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2002
From: YAMAMOTO, OSAMU; IWATA, SHUNICHI
To: MITSUBISHI DENKI KABUSHIKI KAISHA
Reel/Frame 013098/0230 →