IP Library › Granted Patent US 6,753,702
Granted Patent Utility
US 6,753,702 · Confirmation No. 1903

SEMICONDUCTOR INTEGRATED CIRCUIT AND ITS LAYOUT METHOD

Patented Case View Patent ↗ View Publication ↗
⬇ PDF
 Code Description Pages PDF
2006-04-27 IFEE Issue Fee Payment (PTO-85B) 3 View
2004-01-29 IFEE Issue Fee Payment (PTO-85B) 1 View
2004-01-28 IDS Information Disclosure Statement (IDS) Form (SB08) 4 View
2004-01-28 FOR Foreign Reference 9 View
2004-01-28 FOR Foreign Reference 3 View
2002-08-29 TRNA Transmittal of New Application 2 View
2002-08-29 ADS Application Data Sheet 4 View
2002-08-29 SPEC Specification 37 View
2002-08-29 CLM Claims 6 View
2002-08-29 ABST Abstract 1 View
2002-08-29 DRW Drawings-only black and white line drawings 15 View
2002-08-29 OATH Oath or Declaration filed 2 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,753,702
App. No.
10/230,197
Filed
2002-08-29
Granted
2004-06-22
Pub. No.
US20030051221A1
Examiner
LE, DON P
Art Unit
2819
PTA
0 days