IP Library Granted Patent US 7,245,945
Granted Patent B2
US 7,245,945 · App. 10/289,081 · Granted Jul 17, 2007

Portable computing device adapted to update display information while in a low power mode

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,245,945
App. No.
10/289,081
Granted
Jul 17, 2007
Kind
B2
Abstract

Briefly, in accordance with one embodiment of the invention, a portable computing device that has a processor, a direct memory access (DMA) engine, and a display controller may transfer data with the DMA engine to the display. The DMA engine may transfer the data while the processor is in a standby mode and transfer data to the processor while the processor is executing instructions.

Claims (28)

1. A wireless communication device comprising:

a processor having a core region, wherein the processor has at least an operational mode and a standby operational mode;

a direct memory access (DMA) engine; and

a display coupled to the processor, and DMA engine, wherein the wireless communication device is adapted to modify data to be displayed on the display while at least a portion of the core region of the processor is in the standby operational mode, and wherein the DMA engine is adapted to transfer information from a memory to the display while at least a portion of the core region of the processor is in the standby operational mode.

2. The wireless communication device of claim 1 , wherein the memory is external to the processor.

3. The wireless communication device of claim 2 , wherein the memory is within the processor.

4. The wireless communication device of claim 1 , wherein the DMA engine is adapted to transfer information from the memory to a frame buffer in a display controller.

5. The wireless communication device of claim 1 , wherein the DMA engine is further adapted to transfer data from a data source to the core of the processor while the processor is in the operational mode.

6. The wireless communication device of claim 5 , wherein the data source is an external memory that is external to the processor.

7. The wireless communication device of claim 1 , wherein the processor is adapted to halt the execution of instructions while in the standby operational mode.

8. The wireless communication device of claim 1 , wherein the data to be displayed is indicative of information selected from the group comprising of current time, received signal strength, transmitted signal strength, and battery life.

9. An apparatus comprising:

a processor, the processor having at least a first operational mode and a second operational mode;

a display controller; and

a direct memory access (DMA) engine to transfer data to the display controller while the processor is in second operational mode, wherein the DMA engine if further adapted to transfer data from a memory to the processor while the processor is in the first operational mode.

10. The apparatus of claim 9 , wherein the processor includes a core region and at least a portion of the core region is in an inactive state when the processor in the second operational mode.

11. The apparatus of claim 9 , wherein the processor includes a core region and at least a portion of the core region is in an indeterminate logic state when the processor in the second operational mode.

12. The apparatus of claim 9 , wherein the processor includes a core region and at least a portion of the core region is provided with a power supply voltage potential when the processor in the second operational mode than when the processor is in the first operational mode.

13. The apparatus of claim 9 , wherein the processor does not execute instructions when the processor in the second operational mode.

14. The apparatus of claim 9 , where in the memory is external to the processor.

15. A method of displaying information on a display of a portable computing device, comprising:

transferring information from a memory to a display controller with a direct memory access (DMA) engine while a processor in the portable computing device is in a disabled operational mode.

16. The method of claim 15 , wherein transferring information includes transferring information upon detection of an event.

17. The method of claim 15 , further comprising transferring information to the processor with the DMA engine when the processor is in an enabled operational mode.

18. The method of claim 15 , wherein transferring information includes transferring information while the processor has halted the execution of instructions.

19. A method of operating a communication network having a base station and at least one mobile station, the method comprising:

transmitting a signal from the base station to the at least one mobile station so that a processor in the at least one mobile station transitions from a first operational mode to a second operational mode, wherein the processor suspends the execution of instructions and a direct memory access (DMA) engine transfers data from a memory to a display controller while the processor is in the second operation mode.

20. The method of claim 19 , further comprising transmitting another signal from the base station to the at least one mobile station so that the processor transitions to the first operation al mode, wherein the DMA engine transfers data to the processor while the processor is in the first operational mode.

Assignments (9)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 4, 2013
From: INTEL CORPORATION
To: MICRON TECHNOLOGY, INC.
Reel/Frame 030747/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 21, 2003
From: PAVER, NIGEL C.; FULLERTON, MARK
To: INTEL CORPORATION
Reel/Frame 013680/0241 →