IP Library Granted Patent US 6,882,745
Granted Patent B2
US 6,882,745 · App. 10/324,261 · Granted Apr 19, 2005

Method and apparatus for translating detected wafer defect coordinates to reticle coordinates using CAD data

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,882,745
App. No.
10/324,261
Granted
Apr 19, 2005
Kind
B2
Abstract

Systems and methods are described for translating detected wafer defect coordinates to reticle coordinates using CAD data. A wafer inspection image is provided and coordinates of potential defects in the wafer are determined. Then the wafer inspection image is converted into a predetermined image format. CAD data for the device under test is then used to produce a second image, also in the predetermined image format. The CAD-derived image and the wafer-derived image are then aligned, and the coordinates of potential defects in the wafer are converted into CAD coordinates. The CAD coordinates are then used to navigate through the reticle for the wafer in order to locate reticle defects corresponding to the detected wafer defects.

Claims (35)

1. A method of locating repeater defects in a device under test, comprising:

providing an inspection image of a device under test including detected coordinates of potential repeater defects;

converting the inspection image into a first image in a predetermined image format;

providing CAD data for the device under test;

converting the CAD data into a second image in the predetermined image format;

aligning the first and second images;

converting the detected coordinates of potential repeater defects into CAD coordinates; and

locating repeater defects as a function of the CAD coordinates.

2. The method of claim 1 , the device under test comprising a wafer.

3. The method of claim 1 , the device under test comprising a die of a wafer.

4. The method of claim 1 , further comprising, locating repeater defects in a reticle for the device under test, as a function of the CAD coordinates.

5. The method of claim 1 , the step of converting the CAD data into the second image comprising, performing a lithography modeling step.

6. The method of claim 1 , the detected coordinates of potential repeater defects comprising a repeater defect file.

7. The method of claim 6 , the step of converting the detected coordinates into CAD coordinates comprising, mapping the repeater defect file to CAD coordinates to produce a tagged data file.

8. The method of claim 7 , the repeater defect file comprising wafer stage coordinates.

9. A method for locating repeater defects in a semiconductor wafer reticle, comprising:

generating a wafer image of a semiconductor wafer under test;

determining stage coordinates for detected potential repeater defects in the wafer under test;

generating a CAD image from CAD data related to the semiconductor wafer under test;

aligning the wafer image and the CAD image and determining CAD coordinates from the stage coordinates corresponding to said potential repeater defects; and

locating repeater defects in a semiconductor wafer reticle for the semiconductor wafer under test as a function of the CAD coordinates.

10. The method of claim 9 , the step of generating a CAD image comprising, conditioning said CAD data using lithography modeling.

11. The method of claim 9 further comprising, storing CAD coordinates corresponding to said potential repeater defects in a repeater defect file.

12. The method of claim 11 further comprising, mapping the repeater defect file to CAD coordinates to produce a tagged data file.

13. A method of locating repeater defects in a device under test, comprising:

mounting a device under test on a stage;

generating an image of the device under test;

determining stage coordinates for detected potential repeater defects in the device under test;

generating a CAD image from CAD data corresponding to the device under test;

converting the image of the device under test and the CAD image into a common image format;

aligning the image of the device under test and the CAD image in the common image format;

determining CAD coordinates of the potential repeater defects from the stage coordinates for the detected potential repeater defects; and

locating repeater defects as a function of the CAD coordinates.

14. The method of claim 13 , the device under test comprising a wafer.

15. The method of claim 14 further comprising, locating repeater defects in a reticle of the wafer as a function of the CAD coordinates.

Assignments (14)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →