IP Library Granted Patent US 7,318,139
Granted Patent B2
US 7,318,139 · App. 10/356,671 · Granted Jan 8, 2008

System for hardware assisted free list management

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,318,139
App. No.
10/356,671
Granted
Jan 8, 2008
Kind
B2
Abstract

A system uses specialized software instructions for efficient management of freelists. In a preferred embodiment, special load and store instructions are provided. The load instruction is mapped to a register or memory location. When the load instruction is performed, hardware uses a bit-map free slot map to return an index of a free slot. Similarly, the store instruction is used to release, or free, a slot. The store instruction allows software to specify an index of a slot to be freed.

Claims (11)

1. In a program running a CPU, a method for obtaining an index value to a free slot in a digital processing system, the method comprising:

detecting a load instruction between the CPU and at least one predetermined memory location;

monitoring signals between the CPU and a memory to detect the occurrence of a first signal; and

upon the occurrence of said first signal, obtaining the contents of the at least one predetermined memory location, at least one bit of the predetermined memory location being an index value to a next available free memory slot that is located elsewhere in said memory,

wherein the step of obtaining comprises:

decoding an address,

comparing the decoded address to a predetermined first address value, and

if the decoded address value is equal to the first predetermined address value, then providing the index value to the program.

2. The method of claim 1 , wherein the first signal includes a load signal.

3. The method of claim 1 , wherein the memory includes a register in a central processing unit (CPU).

4. The method of claim 1 , further comprising using the index value in an application program.

Assignments (5)
CORRECTIVE ASSIGNMENT ON REEL 018711, FRAME 0567 Recorded Feb 15, 2007
From: QST HOLDINGS, LLC
To: NVIDIA CORPORATION
Reel/Frame 018923/0630 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2007
From: QST HOLDINGS, L.L.C.
To: NVIDIA CORPORATION
Reel/Frame 018711/0567 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 5, 2006
From: TECHFARM VENTURES MANAGEMENT, LLC
To: QST HOLDINGS, LLC
Reel/Frame 018224/0634 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 30, 2006
From: QUICKSILVER TECHNOLOGY, INC.
To: TECHFARM VENTURES MANAGEMENT, LLC
Reel/Frame 018194/0515 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2003
From: MOTTA, FRANK
To: QUICKSILVER TECHNOLOGY, INC.
Reel/Frame 014195/0652 →