IP Library Granted Patent US 7,254,229
Granted Patent B2
US 7,254,229 · App. 10/384,304 · Granted Aug 7, 2007

Method and apparatus for an active impedance feedback

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,254,229
App. No.
10/384,304
Granted
Aug 7, 2007
Kind
B2
Abstract

A method and apparatus is provided for performing an active impedance feedback. A signal is received. An active feedback synthesis is performed based upon the signal. Performing the active feedback synthesis includes using an active feedback network for conditioning an output signal and performing a signal summation of at least two components of the conditioned output signal for feedback.

Claims (73)

1. A method, comprising:

receiving a signal; and

performing an active feedback synthesis based upon said signal, performing said active feedback synthesis comprising using an active feedback network for conditioning an output signal and performing a signal summation of at least two components of said conditioned output signal for generating a substantially canceled feedback signal.

2. The method of claim 1 , wherein receiving said signal further comprises receiving a telecommunications signal.

3. The method of claim 1 , further comprising:

providing a first feedback resistor that is proportional to a first output sense resistor;

providing a second feedback resistor in series with said first feedback resistor, said second feedback resistor being proportional to a second output sense resistor;

providing a feedback impedance in series with said first and second feedback resistors, said feedback impedance being proportional to an output impedance; and

providing a signal summing node to sum said components of said conditioned output signal.

4. The method of claim 3 , wherein performing a signal summation of at least two components of said conditioned output signal for feedback further comprises generating a substantially canceled feedback signal by substantially canceling a first signal from a first datasense amplifier output that is based upon a first component of said conditioned output signal with a second signal from a second datasense amplifier output that is based upon a second component of said conditioned output signal, and performing a feedback operation using said substantially canceled feedback signal.

5. An apparatus, comprising:

means for receiving a signal; and

means for performing an active feedback synthesis based upon said signal, performing said active feedback synthesis comprising using an active feedback network for conditioning an output signal and performing a signal summation of at least two components of said conditioned output signal for generating a feedback signal.

6. An apparatus, comprising:

a first amplifier to buffer an input signal to generate an output signal; and

an active impedance network to condition said output signal and sum a first component and a second component of said conditioned output signal for generating a substantially canceled feedback signal.

7. The apparatus of claim 6 , further comprising:

a first and a second sense resistor for detecting a current level of said input signal;

a first datasense amplifier operatively coupled with a terminal of said first sense resistor and a first terminal of said active impedance network, said first datasense amplifier to generate said first component of said conditioned output signal; and

a second datasense amplifier operatively coupled with a terminal of said second sense resistor and a second terminal of said active impedance network, said second datasense amplifier to generate said second component of said conditioned output signal.

8. The apparatus of claim 6 , wherein said signal summation of said first and said second signal provides a canceled feedback signal.

9. The apparatus of claim 6 , wherein said active impedance network comprises a first resistor, a feedback impedance unit in series with said first resistor, and a second resistor in series with said feedback impedance unit, said first resistor, second resistor, and said feedback impedance unit each being proportional to an output impedance of said apparatus.

10. The apparatus of claim 9 , wherein said output impedance is comprised of a transformer.

11. The apparatus of claim 10 , wherein said first resistor, second resistor, and said feedback impedance unit each being proportional to a turns ratio of said transformer.

12. The apparatus of claim 11 , wherein first resistor, second resistor, and said feedback impedance unit each being proportional to said output impedance by a factor of 100.

13. An apparatus, comprising:

a voltage-to-current signal converter to convert an input voltage signal;

a first buffer amplifier operatively coupled to said voltage to current signal converter, said first buffer amplifier to receive a converted input signal on a first input terminal and produce a first buffered current signal;

a first sense resistor operatively coupled with said buffered amplifier;

a second buffer amplifier operatively coupled to said voltage-to-current signal converter, said second buffer amplifier to receive a converted input signal on a second input terminal and produce a second buffered current signal;

a second sense resistor operatively coupled with said second buffer amplifier;

an active feedback impedance network operatively coupled with said first and second sense resistors;

a first datasense amplifier operatively coupled to said active feedback impedance network and to said first sense resistor, said first datasense amplifier to generate a first component of a feedback signal;

a second datasense amplifier operatively coupled to said active feedback impedance network and to said second sense resistor, said second datasense amplifier to generate a second component of said feedback signal; and

a summing node for summing said first and second components of said feedback signal to generate a summed feedback signal for feedback into at least one of said first and second buffer amplifiers.

14. The apparatus of claim 13 , wherein said summed feedback signal is a canceled feedback signal.

15. The apparatus of claim 13 , wherein said active impedance network comprises a first resistor, a feedback impedance unit in series with said first resistor, and a second resistor in series with said feedback impedance unit, said first resistor, second resistor, and said feedback impedance unit each being proportional to an output impedance of said apparatus.

16. The apparatus of claim 15 , wherein said output impedance is comprised of a transformer.

17. The apparatus of claim 16 , wherein said first resistor, second resistor, and said feedback impedance unit each being proportional to a turns ratio of said transformer.

18. The apparatus of claim 17 , wherein said turns ratio of said transformer is 100.

19. A system, comprising:

a subscriber line; and

a line card electronically coupled with said subscriber line, said line card being adapted to:

receive a signal from said subscriber line; and

perform an active feedback synthesis based upon said signal from said subscriber line, performing said active feedback synthesis comprising using an active feedback network for conditioning an output signal and performing a signal summation of at least two components of said conditioned output signal for generating a substantially canceled feedback signal.

20. The system of claim 19 , wherein said line card comprising:

a first amplifier to buffer said signal from said subscriber line to generate an output signal; and

an active impedance network to condition said output signal and sum a first component and a second component of said conditioned output signal for generating a feedback signal for feedback into said first amplifier.

21. The system of claim 20 , said line card further comprising:

a first and a second sense resistor for detecting a current level of said input signal;

a first datasense amplifier operatively coupled with a terminal of said first sense resistor and a first terminal of said active impedance network, said first datasense amplifier to generate said first component of said conditioned output signal; and

a second datasense amplifier operatively coupled with a terminal of said second sense resistor and a second terminal of said active impedance network, said second datasense amplifier to generate said second component of said conditioned output signal.

22. The system of claim 21 , wherein said signal summation of said first and said second signal provides a canceled feedback signal.

23. The system of claim 22 , wherein said active impedance network comprises a first resistor, a feedback impedance unit in series with said first resistor, and a second resistor in series with said feedback impedance unit, said first resistor, second resistor, and said feedback impedance unit each being proportional to an output impedance of said apparatus.

24. The system of claim 23 , wherein said output impedance is comprised of a transformer.

25. The system of claim 24 , wherein said first resistor, second resistor, and said feedback impedance unit each being proportional to a turns ratio of said transformer.

26. The system of claim 25 , wherein said first resistor, second resistor, and said feedback impedance unit each being proportional to said output impedance by a factor of 100.

27. A method, comprising:

receiving a signal; and

determining an output impedance experienced by an output signal;

providing a feedback impedance for generating a feedback signal, said feedback impedance being proportional to said output impedance;

canceling a substantial portion of said output signal based upon said feedback impedance to generate a substantially canceled feedback signal; and

providing said substantially canceled feedback signal for feeding back to an input signal.

28. The method of claim 27 , further comprising:

providing a first feedback resistor that is proportional to a first output sense resistor;

providing a second feedback resistor in series with said first feedback resistor, said second feedback resistor being proportional to a second output sense resistor;

providing a feedback impedance in series with said first and second feedback resistors, said feedback impedance being proportional to an output impedance; and

providing a signal summing node to sum said components of said output signal to generate said canceled feedback signal.

29. The method of claim 28 , wherein performing a signal summation of at least two components of said conditioned output signal for feedback comprises generating said canceled feedback signal by canceling a first signal from a first datasense amplifier output that is based upon a first component of said conditioned output signal with a second signal from a second datasense amplifier output that is based upon a second component of said conditioned output signal, and performing a feedback operation using said canceled feedback signal.

30. The method of claim 27 , further comprising:

converting said input signal into an input current signal;

generating said substantially canceled feedback signal by conditioning said input current signal to generate a substantially canceled feedback current signal; and

converting said substantially canceled feedback current signal into a substantially canceled feedback voltage signal to be fed back to said input signal.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.), INC.; MICROSEMI FREQUENCY AND TIME CORPORATION; MICROSEMI COMMUNICATIONS, INC.; MICROSEMI SOC CORP.; MICROSEMI CORP. - POWER PRODUCTS GROUP; MICROSEMI CORP. - RF INTEGRATED SOLUTIONS
Reel/Frame 046251/0391 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC. (F/K/A LEGERITY, INC., ZARLINK SEMICONDUCTOR (V.N.) INC., CENTELLAX, INC., AND ZARLINK SEMICONDUCTOR (U.S.) INC.); MICROSEMI FREQUENCY AND TIME CORPORATION (F/K/A SYMMETRICON, INC.); MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION); MICROSEMI SOC CORP. (F/K/A ACTEL CORPORATION); MICROSEMI CORP. - POWER PRODUCTS GROUP (F/K/A ADVANCED POWER TECHNOLOGY INC.); MICROSEMI CORP. - RF INTEGRATED SOLUTIONS (F/K/A AML COMMUNICATIONS, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037691/0697 →
RELEASE OF SECURITY INTEREST Recorded Jan 19, 2016
From: BANK OF AMERICA, N.A.
To: MICROSEMI CORPORATION; MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAWARE CORPORATION; MICROSEMI SOC CORP., A CALIFORNIA CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CORPORATION; MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWARE CORPORATION; MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION), A DELAWARE CORPORATION; MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/A WHITE ELECTRONIC DESIGNS CORPORATION), AN INDIANA CORPORATION
Reel/Frame 037558/0711 →
NOTICE OF SUCCESSION OF AGENCY Recorded Apr 9, 2015
From: ROYAL BANK OF CANADA (AS SUCCESSOR TO MORGAN STANLEY & CO. LLC)
To: BANK OF AMERICA, N.A., AS SUCCESSOR AGENT
Reel/Frame 035657/0223 →
PATENT SECURITY AGREEMENT Recorded Nov 26, 2013
From: MICROSEMI SEMICONDUCTOR (U.S.) INC.
To: MORGAN STANLEY & CO. LLC
Reel/Frame 031729/0667 →
CHANGE OF NAME Recorded Nov 18, 2013
From: ZARLINK SEMICONDUCTOR (U.S.) INC.
To: MICROSEMI SEMICONDUCTOR (U.S.) INC.
Reel/Frame 031746/0214 →
MERGER Recorded Nov 18, 2013
From: LEGERITY, INC.
To: ZARLINK SEMICONDUCTOR (U.S.) INC.
Reel/Frame 031746/0171 →
RELEASE OF SECURITY INTEREST Recorded Aug 3, 2007
From: MORGAN STANLEY SENIOR FUNDING INC
To: LEGERITY, INC.
Reel/Frame 019640/0676 →