IP Library Granted Patent US 6,991,966
Granted Patent B2
US 6,991,966 · App. 10/502,340 · Granted Jan 31, 2006

Method for embedding a component in a base and forming a contact

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,991,966
App. No.
10/502,340
Granted
Jan 31, 2006
Kind
B2
Abstract

The invention includes a method, in which at least some of the semiconductor components forming part of an electronic circuit are embedded in a base, such as a circuit board, during the manufacture of the base. Thus, the base structure is basically manufactured around the semiconductor component. According to the invention, at least one conductive pattern and through holes for the semiconductor components are made in the base. Thereafter, the semiconductor components are placed in the holes in alignment with the conductive pattern. The semiconductor components are attached to the structure of the base, and one or more conductive pattern layers are made in the base in such a way that at least one conductive pattern forms an electrical contact with the contact areas of the surface of the semiconductor component.

Claims (58)

1. A method for embedding a component in a base and for forming electrical contact with the component, the method comprising

talking a baseboard as the base,

making a hole in the baseboard,

placing a component in the hole, the component having, on its first surface, contact areas or contact protrusions for creating electrical contacts,

securing the component in place in the hole made in the baseboard,

making an insulating layer on at least one of a first and second surface of the baseboard, in such a way that the insulating layer covers the component,

making contact openings for the component in the insulating layer, and

making conductors to the contact openings and on top of the insulating layer, in order to form electrical contacts with the component,

characterized by

making conductive patterns on the baseboard,

selecting the position of the hole and aligning the component in relation to the conductive patterns made on the baseboard, and after making the hole

laminating a tape or a tape-like film on the second surface of the baseboard,

placing the component in the hole made in the baseboard from the first-surface side of the baseboard, so that the first surface of the component lies against the tape or tape-like film and is substantially on the same level as the second surface of the baseboard,

securing the component in place in the hole made in the baseboard by filling the hole with a filler material, and

after securing the component, removing the tape or tape-like film laminated on the second surface of the baseboard.

2. A method according to claim 1 , in which the hole, which is made in the baseboard corresponding to the base of the component, is a through hole.

3. A method according to claim 2 , in which conductive material is grown on the side walls of the hole made for a component, in order to create interference protection around the component.

4. A method according to any of claims 1 – 3 , in which the component to be placed in the hole is a microcircuit.

5. A method according to claim 4 , in which, after the securing of the microcircuit

the tape or tape-like film laminated on the second surface of the baseboard is removed,

an RCC foil is laminated onto the second surface of the baseboard, and

conductive patterns and contact openings for the components are made in the RCC foil.

6. A method according to claim 4 , in which holes are made for feed-throughs and, after the securing of the microcircuit

the tape or tape-like film laminated on the second surface of the baseboard is removed,

RCC foils are laminated onto the first and second surfaces of the baseboard,

conductive patterns and contact openings for the component and feed-throughs are made in the RCC foil laminated onto the second surface of the baseboard, and

conductive patterns and contact openings for the feed-throughs are made in the RCC foil laminated onto the second surface of the baseboard.

7. A method according to claim 4 , in which, after the securing of the microcircuit

the tape or tape-like film laminated on the second surface of the baseboard is removed,

a pre-preg epoxy foil is made on the second surface of the baseboard,

contact openings for the component are made in the epoxy foil, and

conductive patterns are made on top of the epoxy foil.

8. A method according to claim 4 , in which holes for feed-throughs are made in the base, and, after the securing of the microcircuit

the tape or tape-like film laminated on the second surface of the baseboard is removed,

pre-preg epoxy foils are laminated onto the first and second sides of the baseboard,

contact openings for the component and feed-throughs are made in the epoxy foil of the second surface of the baseboard, and

contact openings for the feed-throughs are made in the epoxy foil of the first surface of the baseboard.

9. A method according to any of claim 4 – 8 , in which an electrical contact is formed with the microcircuit from the direction of the second surface of the baseboard, after the microcircuit has been placed in the hole made in the baseboard.

10. A method according to any of claims 4 – 9 , in which an electrical contact is formed with the microcircuit by growing conductive material in the contact areas of the microcircuit, or on top of its contact protrusions.

11. A method according to any of claims 4 – 10 , in which the electrical contact with the microcircuit is formed without solder using a circuit-board manufacturing technology.

12. A method according to any of claims 1 – 11 , in which more than one component is embedded in the base in a corresponding manner.

13. A method according to claim 12 , in which a separate hole is made in the baseboard for each component to be embedded in the base and each component to be embedded in the base is located in its own hole.

14. A method according to any of claim 1 – 13 , in which at least two microcircuits are embedded in the base, and in which a conductive layer is grown, which is connected directly to the contact areas or contact protrusions of the at least two microcircuits, in order to connect the microcircuits electrically to each other to form an operational totality.

15. A method according to any of claims 1 – 14 , in which a multi-layer structure is manufactured, in which there are at least four conductive layers on top of each other.

16. A method according to any of claims 1 – 15 , in which a first base and at least one second base are manufactured and the bases are assembled and secured on top of each other in such a way that the bases are aligned in relation to each other.

17. A method according to any of claims 1 – 15 , in which

a first and a second base and an intermediate layer are manufactured,

the second base is placed above the first base and the second base is aligned in relation to the first base,

the intermediate layer is placed between the first and the second bases, and

the first and second bases are laminated to each other with the aid of the intermediate layer.

18. A method according to claim 17 , in which

at least one third base and an intermediate layer for each third base are manufactured,

each third base is placed in turn above the first and second bases and each third base is aligned in relation to one of the lower bases,

an intermediate layer is placed beneath each third base, and

the first, second, and each third base are laminated to each other with the aid of the intermediate layers.

19. A method according to any of claims 16 – 18 , in which holes for feed-throughs are drilled through the bases secured on top of each other and conductors are made in the drilled holes for connecting the electronic circuits of each base to each other to form an operational totality.

20. A method according to any of claims 1 – 19 , in which the temperature of the baseboard, component, and conductive layer connected directly to the component, is, during the process, less than 200° C. and preferably in the range 20–85° C.

21. An electronic module, which is manufactured using a method according to any of claims 1 – 20 .

Assignments (9)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 052853 FRAME: 0153. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 29, 2021
From: R2 SOLUTIONS LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 056832/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 053654 FRAME 0254. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST GRANTED PURSUANT TO THE PATENT SECURITY AGREEMENT PREVIOUSLY RECORDED. Recorded Dec 30, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: R2 SOLUTIONS LLC
Reel/Frame 054981/0377 →
STATEMENT REGARDING SECURITY INTEREST INCORRECTLY RECORDED AGAINST PATENTS Recorded Oct 20, 2020
From: ACACIA RESEARCH GROUP LLC; R2 SOLUTIONS LLC
To: IMBERATEK, LLC
Reel/Frame 054134/0172 →
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
Reel/Frame 053654/0254 →
PATENT SECURITY AGREEMENT Recorded Jun 5, 2020
From: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MERTON ACQUISITION HOLDCO LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 052853/0153 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 5, 2020
From: GE EMBEDDED ELECTRONICS OY
To: IMBERATEK, LLC
Reel/Frame 051730/0868 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2014
From: EPCOS AG
To: GE EMBEDDED ELECTRONICS OY
Reel/Frame 034540/0256 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2012
From: IMBERA ELECTRONICS OY
To: EPCOS AG
Reel/Frame 027627/0428 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2004
From: TUOMINEN, RISTO
To: IMBERA ELECTRONICS OY
Reel/Frame 015815/0606 →