IP Library Granted Patent US 7,313,183
Granted Patent B2
US 7,313,183 · App. 10/603,009 · Granted Dec 25, 2007

Real time scene change detection in video sequences

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,313,183
App. No.
10/603,009
Granted
Dec 25, 2007
Kind
B2
Abstract

An apparatus configured to process a digital video signal comprising an input circuit, a processing circuit and an encoder circuit. The input circuit may be configured to present a digital video signal comprising a plurality of frames. The processing circuit may be configured to detect scene changes in the digital video signal by analyzing (i) a current one of the plurality of frames and (ii) two or more other frames. The encoder circuit may be configured to generate an encoded signal in response to the digital video signal and the scene changes.

Claims (26)

1. An apparatus configured to process a digital video signal comprising:

an input circuit configured to present a digital video signal comprising a plurality of frames;

a processing circuit configured to detect scene changes in said digital video signal by analyzing (i) a current one of said plurality of frames and (ii) two or more other frames; and

an encoder circuit configured to generate an encoded signal in response to said digital video signal and said scene changes, wherein (a) said two or more other frames comprise (i) a first window of frames that are processed before said current frame and (ii) a second window of frames that are processed after said current frame and (b) (i) said first window comprises a first fixed number of frames that are processed before said current frame, (ii) said second window comprises a second fixed number of frames that are processed after said current frame and (iii) said processing circuit detects said scene changes by analyzing changes between said first window and said second window.

2. The apparatus according to claim 1 , wherein said processing circuit detects said scene changes by analyzing changes between said second window and said first window.

3. The apparatus according to claim 1 , further comprising:

a storage circuit configured to record said encoded signal.

4. The apparatus according to claim 1 , wherein said input circuit is configured to generate said digital video signal in response to either (i) a stored signal, (ii) a captured signal, or (iii) a decoded signal.

5. The apparatus according to claim 1 , wherein each frame comprises 1/30 of a second.

6. The apparatus according to claim 1 , wherein a transition signal comprises information used by said encoder to simplify generating said encoded signal.

7. A method for processing video, comprising the steps of:

(A) receiving a video signal comprising a plurality of frames, wherein said video signal is generated in response to (i) a stored signal, (ii) a captured signal, or (iii) a decoded signal;

(B) (a) generating one or more transition signals in response to (i) a current one of said frames, (ii) one or more frames that are processed before said current frame and (iii) one or more frames that are processed after said current frame, (b) generating field measures in response to said plurality of frames and (c) calculating a second order derivative of a first transition from a first scene to a second scene;

(C) generating an encoded signal in response to (i) said video signal and (ii) said transition signals; and

(D) recording said encoded signal.

8. The method according to claim 7 , wherein step (B) further comprises:

calculating a second order derivative of a second transition from a second scene to a first scene.

9. The method according to claim 8 , wherein step (B) further comprises:

calculating a first average of said one or more frames that are processed before said current frame.

10. The method according to claim 9 , wherein step (B) further comprises:

calculating a second average of said one or more frames that are processed before said current frame.

11. The method according to claim 8 , wherein step (B) further comprises:

calculating a statistical variation compared to said first and second averages.

12. The method according to claim 9 , wherein step (B) further comprises:

generating a scene change indicator in response to said variation.

13. The method according to claim 7 , wherein said transition signals comprise information used by an encoder to simplify generating said encoded signal.

Assignments (10)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER PREVIOUSLY RECORDED AT REEL: 047357 FRAME: 0302. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048674/0834 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED ON REEL 047195 FRAME 0658. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047357/0302 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047195/0658 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035058/0248 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
CHANGE OF NAME Recorded Nov 9, 2007
From: LSI LOGIC CORPORATION
To: LSI CORPORATION
Reel/Frame 020130/0480 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 24, 2003
From: BAZIN, BENOIT; FORET, CECILE
To: LSI LOGIC CORPORATION
Reel/Frame 014263/0656 →