IP Library Granted Patent US 7,255,775
Granted Patent B2
US 7,255,775 · App. 10/603,781 · Granted Aug 14, 2007

Semiconductor wafer treatment member

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,255,775
App. No.
10/603,781
Granted
Aug 14, 2007
Kind
B2
Abstract

There is provided a semiconductor wafer treatment member in which the occurrence of slippage thereof is prevented and which has an adequate cohesiveness onto the semiconductor wafer and an excellent durability. The semiconductor wafer treatment member A of the present invention has at least a surface formed with a silicon carbide (SiC) film thereon, comprising a support portion for receiving a semiconductor wafer, said support portion being composed of salients with which said semiconductor wafer substantially comes into contact; and depressions formed with the silicon carbide (SiC) film to provide a coverage area between said salients, said salients being formed with top surfaces having a surface roughness Ra of 0.05 μm to 1.3 μm.

Claims (5)

1. A semiconductor wafer treatment member having at least a surface formed with a silicon carbide (SiC) film thereon, comprising a support portion for supporting a semiconductor wafer, said support portion being composed of salients with which said semiconductor wafer substantially comes into contact; and depressions formed with the silicon carbide (SiC) film to provide a coverage area between said salients, said salients being formed with upper surfaces having a surface roughness Ra of 0.05 μm to 1.3 μm, and wherein said depressions have surfaces having a surface roughness Ra of 3 μm or more when measured for a length of 300 μm.

2. The semiconductor wafer treatment member as set forth in claim 1 , wherein said coverage area has a ratio of 20 to 90% to a total area of said depressions.

3. The semiconductor wafer treatment member as set forth in claim 1 , wherein said upper surfaces of the salients and said surfaces of the depressions have boundary portions in the form of curves.

4. The semiconductor wafer treatment member as set forth in claim 1 , wherein boundary portions connecting said upper surfaces of the salients and said surfaces of the depressions are in the form of curves.

5. The semiconductor wafer treatment member as set forth in claim 2 , wherein said upper surfaces of the salients and said surfaces of the depressions have boundary portions in the form of curves.

Assignments (3)
CHANGE OF NAME & ADDRESS Recorded Apr 11, 2016
From: COVALENT MATERIALS CORPORATION
To: COORSTEK KK
Reel/Frame 038399/0880 →
MERGER Recorded Jul 5, 2007
From: TOSHIBA CERAMICS CO., LTD.
To: COVALENT MATERIALS CORPORATION
Reel/Frame 019511/0735 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2003
From: YOKOGAWA, MASANARI; HAGIHARA, HIROTAKA; WAGATSUMA, SHINYA; KITAYAMA, KOUTAROU; FUJIWARA, CHIEKO
To: TOSHIBA CERAMICS CO., LTD.
Reel/Frame 014254/0780 →