IP Library Granted Patent US 7,302,756
Granted Patent B2
US 7,302,756 · App. 10/612,281 · Granted Dec 4, 2007

Bond finger on via substrate, process of making same, package made thereby, and method of assembling same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,302,756
App. No.
10/612,281
Granted
Dec 4, 2007
Kind
B2
Abstract

A wire-bonding substrate includes a first wire-bond pad and a first via that is disposed directly below the first wire-bond pad in the in the wire-bonding substrate. A package includes a die that is coupled to the first wire-bonding pad. The package can include a larger substrate that is coupled to the wire-bonding substrate through an electrical connection such as a solder ball. A process of forming the wire-bonding substrate includes via formation to stop on the wire-bond pad. A method of assembling a microelectronic package includes coupling the die to the wire-bond pad. A computing system includes the wire-bonding substrate.

Claims (26)

1. A process comprising:

forming a first via in a wire-bonding mounting substrate, wherein the wire-bonding mounting substrate includes an upper protective layer and a lower protective layer, and wherein forming proceeds from the lower protective layer toward the upper protective layer; and

patterning a first wire-bond pad symmetrically and directly over the first via, wherein forming ceases upon contact with the first wire-bond pad.

2. The process of claim 1 , further including:

forming a via liner in the first via.

3. The process of claim 1 , further including:

filling the first via with an interconnect.

4. The process of claim 1 , wherein forming the first via precedes patterning the first wire-bond pad.

5. The process of claim 1 , further including:

filling the first via with an interconnect;

coupling the first via to a first bump.

6. The process of claim 1 , further including:

coupling the first wire-bond pad to a first bump.

7. A method comprising:

forming a first via in a wire-bonding mounting substrate, wherein the wire-bonding mounting substrate includes an upper protective layer and a lower protective layer, and wherein forming proceeds from the lower protective layer toward the upper protective layer;

patterning a first wire-bond pad directly over the first via, wherein forming ceases upon contact with the first wire-bond pad; and

coupling a die to the first wire-bond pad.

8. The method of claim 7 , further including:

forming a second via in the wire-bonding mounting substrate;

patterning a second wire-bond pad directly over the second via; and

coupling the die to the second wire-bond pad.

9. The method of claim 7 , further including:

filling the first via with an interconnect.

10. The method of claim 7 , further including:

filling the first via with an interconnect; and

coupling the first via to a first bump.

Assignments (10)
RELEASE OF CONFIRMATORY GRANT OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 053287, FRAME 0542 Recorded Oct 19, 2021
From: ASSOCIATED BANK, NATIONAL ASSOCIATION
To: QUICK ATTACH ATTACHMENTS, LLC
Reel/Frame 057858/0391 →
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 4, 2013
From: INTEL CORPORATION
To: MICRON TECHNOLOGY, INC.
Reel/Frame 030747/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2003
From: TAGGART, BRIAN; SPREITZER, RONALD L.; NICKERSON, ROBERT
To: INTEL CORPORATION
Reel/Frame 014739/0727 →