IP Library Granted Patent US 7,118,813
Granted Patent B2
US 7,118,813 · App. 10/714,307 · Granted Oct 10, 2006

Vicinal gallium nitride substrate for high quality homoepitaxy

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,118,813
App. No.
10/714,307
Granted
Oct 10, 2006
Kind
B2
Abstract

A III–V nitride, e.g., GaN, substrate including a (0001) surface offcut from the <0001> direction predominantly toward a direction selected from the group consisting of <10-10> and <11-20> directions, at an offcut angle in a range that is from about 0.2 to about 10 degrees, wherein the surface has a RMS roughness measured by 50×50 μm 2 AFM scan that is less than 1 nm, and a dislocation density that is less than 3E6 cm −2 . The substrate may be formed by offcut slicing of a corresponding boule or wafer blank, by offcut lapping or growth of the substrate body on a corresponding vicinal heteroepitaxial substrate, e.g., of offcut sapphire. The substrate is usefully employed for homoepitaxial deposition in the fabrication of III–V nitride-based microelectronic and opto-electronic devices.

Claims (31)

1. A GaN substrate including a GaN (0001) surface offcut from the <0001> direction predominantly towards a direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, at an offcut angle in a range that is from about 5 to about 10 degrees, wherein said surface has a RMS roughness measured by 50×50 μm 2 AFM scan that is less than 1 nm, and a dislocation density that is less than 3E6 cm −2 .

2. The GaN substrate of claim 1 , wherein the GaN (0001) surface is offcut predominantly toward the <10{overscore (1)}0> direction.

3. The GaN substrate of claim 1 , wherein the GaN (0001) surface is offcut predominantly toward the <11{overscore (2)}0> direction.

4. The GaN substrate of claim 1 , wherein said surface has a RMS roughness measured by 50×50 μm 2 AFM scan that is less than 0.9 nm.

5. The GaN substrate of claim 1 , wherein said surface has a RMS roughness measured by 50×50 μm 2 AFM scan that is less than 0.5 nm.

6. The GaN substrate of claim 1 , wherein said surface has a dislocation density that is less than 1E6 cm −2 .

7. The GaN substrate of claim 1 , wherein said surface has a dislocation density that is less than 5E5 cm −2 .

8. The GaN substrate of claim 1 , wherein the GaN (0001) surface is offcut at an offcut angle in a range of from about 5 to about 8 degrees.

9. A microelectronic or opto-electronic device article, comprising a GaN substrate as claimed in claim 1 , and a microelectronic or opto-electronic device structure including a homoepitaxial GaN layer deposited on said surface.

10. The microelectronic or opto-electronic device article of claim 9 , wherein said microelectronic or opto-electronic device structure comprises a device selected from the group consisting of laser diodes, light emitting devices, transistors, diodes, and detectors.

11. The device article of claim 9 , wherein said device structure comprises a blue or shorter wavelength laser diode, or an HEMT device.

12. A method of forming a GaN substrate including a GaN (0001) surface offcut from the <0001> direction predominantly towards a direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, at an offcut angle in a range that is from about 5 to about 10 degrees, wherein said surface has a RMS roughness measured by 50×50 μm 2 AFM scan that is less than 1 nm, and a dislocation density that is less than 3E6 cm −2 , said method including growing a bulk GaN single crystal body, and processing said bulk GaN single crystal body to form at least one wafer therefrom, wherein said processing step includes a step selected from the group consisting of: (i) a slicing step conducted in a slicing plane tilted away from the c-plane at said offcut angle in said direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, (ii) an angle lapping step conducted in a lapping plane tilted away from the c-plane at said offcut angle in said direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, and (iii) separating said bulk GaN single crystal body after growing said bulk GaN single crystal body on a vicinal heteroepitaxial substrate including a (0001) surface offcut from the <0001> direction predominantly towards a direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, at an offcut angle in said range of from about 5 to about 10 degrees.

13. The method of claim 11 , wherein said at least one wafer is finished by at least one finishing step selected from the group consisting of lapping, polishing and chemical mechanical polishing.

14. The method of claim 11 , wherein said processing step includes step (i).

15. The method of claim 11 , wherein said processing step includes step (ii).

16. The method of claim 11 , wherein said processing step includes step (iii).

17. The method of claim 15 , wherein said vicinal heteroepitaxial substrate comprises a material selected from the group consisting of sapphire and GaAs.

18. A method of fabricating a microelectronic or opto-electronic device, comprising

(a) forming a GaN substrate including a GaN (0001) surface offcut from the <0001> direction predominantly towards a direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, at an offcut angle in a range that is in a range of from about 5 to about 10 degrees, wherein said surface has a RMS roughness measured by 50×50 μm AFM scan that is less than 1 nm, and a dislocation density that is less than 3E6 cm −2 , said method including growing a bulk GaN single crystal body, and processing said bulk GaN single crystal body to form at least one wafer therefrom, wherein said processing step includes a step selected from the group consisting of: (i) a slicing step conducted in a slicing plane tilted away from the c-plane at said offcut angle in said direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, (ii) an angle lapping step conducted in a lapping plane tilted away from the c-plane at said offcut angle in said direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, and (iii) separating said bulk GaN single crystal body after growing said bulk GaN single crystal body on a vicinal heteroepitaxial substrate including a (0001) surface offcut from the <0001> direction predominantly towards a direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, at an offcut angle in said range of from about 5 to about 10 degrees, and

(b) depositing on said GaN substrate a homoepitaxial III–V nitride material.

19. The method of claim 17 , wherein said step of depositing a homoepitaxial III–V nitride material comprises MOVPE.

20. The method of claim 17 , wherein said depositing step is carried out at a temperature in a range of from about 1100 to about 1225° C.

21. The method of claim 17 , wherein said depositing step is carried out at temperature in a range of from about 1100 to about 1225° C.

22. The method of claim 17 , wherein said depositing step is carried out at temperature in a range of from about 1120 to about 1170° C.

23. The method of claim 17 , wherein said depositing step is carried out at temperature in a range of from about 700 to about 1220° C.

24. The method of claim 17 , wherein said depositing step is carried out at growth rate in a range of from about 0.1 μm/hr to about 50 μm/hr.

25. The method of claim 17 , wherein said depositing step is carried out at growth rate in a range of from about 1 μm/hr to about 4 μm/hr.

26. The method of claim 17 , wherein said depositing step is carried out at growth rate in a range of from about 2 μm/hr to about 4 μm/hr.

27. The method of claim 17 , wherein said homoepitaxial III–V nitride material comprises GaN.

28. The method of claim 25 , further comprising depositing an AlGaN material on the GaN, to form an AlGaN/GaN HEMT.

29. A III–V nitride substrate including a (Al,In,Ga)N (0001) surface offcut from the <0001> direction predominantly towards a direction selected from the group consisting of <10{overscore (1)}0> and <11{overscore (2)}0> directions, at an offcut angle in a range that is from about 5 to about 10 degrees, wherein said surface has a RMS roughness measured by 50×50 μm 2 AFM scan that is less than 1 nm, and a dislocation density that is less than 3E6 cm −2 .

Assignments (5)
RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY COLLATERAL AT REEL/FRAME NO. 64185/0755 Recorded Sep 30, 2025
From: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WOLFSPEED, INC.
Reel/Frame 072989/0001 →
SECURITY INTEREST Recorded Jun 30, 2023
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION
Reel/Frame 064185/0755 →
CHANGE OF NAME Recorded Oct 22, 2021
From: CREE, INC.
To: WOLFSPEED, INC.
Reel/Frame 057891/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2004
From: ADVANCED TECHNOLOGY MATERIALS, INC.
To: CREE, INC.
Reel/Frame 015289/0810 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2004
From: XU, XEUPING; VAUDO, ROBERT P.; FLYNN, JEFFREY S.; BRANDES, GEORGE R.
To: ADVANCED TECHNOLOGY MATERIALS, INC.
Reel/Frame 014458/0052 →