IP Library Granted Patent US 6,902,963
Granted Patent B2
US 6,902,963 · App. 10/717,278 · Granted Jun 7, 2005

SRAM cell and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,902,963
App. No.
10/717,278
Granted
Jun 7, 2005
Kind
B2
Abstract

Disclosed is a SRAM cell and a method of manufacturing the same. The SRAM cell comprises: a pair of access devices; a pair of pull-up devices; a pair of pull-down devices; and at least one metal plate formed on metal interconnection lines in contact with a substrate, having a dielectric film interposed between the metal plate and the metal interconnection lines, so as to increase a cell capacitance, thereby reducing a soft error rate. Herein, one metal plate may be included in each cell. In this case, the metal plate overlaps with a first one of metal interconnection lines of a node side and a node bar side, while being in contact with a second one of the metal interconnection lines of the node side and the node bar side. Also, two metal plates may be included in each cell. In this case, the metal plates overlap, respectively, with one metal interconnection line of metal interconnection lines of a node side and a node bar side, while being in contact with another metal interconnection line of the node side or the node bar side, respectively. Therefore, capacitance is additionally formed to increase cell capacitance, so that variation of the electric potentials of cell nodes, which is caused by generated electrons, is prevented, and thereby soft error can be efficiently reduced.

Claims (21)

1. A method of manufacturing an SRAM cell, the method comprising the steps of:

(1) forming a gate on a semiconductor substrate having an isolation layer;

(2) depositing an interlayer insulating film on the substrate so as to cover the gate;

(3) etching the interlayer insulating film to form contact holes which expose the gate and the substrate, respectively;

(4) filling each of the holes with a conductive film to form contact plugs;

(5) sequentially depositing an etching barrier film and an insulating oxide film on the interlayer insulating film including the contact plugs;

(6) etching the insulating oxide film and the etching barrier film to form trenches of predetermined shapes which expose respective contact plugs;

(7) filling each of the trenches with a metal film to form metal interconnection lines;

(8) depositing a dielectric film on the insulating oxide film including the metal interconnection lines;

(9) etching the dielectric film to expose at least one specified metal interconnection line; and

(10) forming a metal plate so that the metal plate is in contact with the metal interconnection line exposed out of the dielectric film.

2. A method of manufacturing an SRAM cell as claimed in claim 1 , wherein the contact plug is a tungsten plug including a barrier metal film.

3. A method of manufacturing an SRAM cell as claimed in claim 1 , wherein the dielectric film comprises either an oxide film made from an oxide selected from the group consisting of PE-TEOS, HTO, and MTO or a nitride film made from a nitride such as Si 3 N 4 .

4. A method of manufacturing an SRAM cell as claimed in claim 1 , wherein the deposited dielectric film has a thickness of 200˜600 Å.

5. A method of manufacturing an SRAM cell as claimed in claim 1 , wherein step (9) is performed under a condition in which surface loss of the metal interconnection line caused by over-etching is maintained less than 500 Å.

6. A method of manufacturing an SRAM cell as claimed in claim 1 , wherein the metal plate is made from one material selected from the group consisting of Ti, TiN, and Ti/TiN.

7. A method of manufacturing an SRAM cell as claimed in claim 1 , wherein the formed metal plate has a thickness of 100˜500 Å.

8. A method of manufacturing an SRAM cell as claimed in claim 1 , wherein step (9) is performed so that one of a metal interconnection line of a node side and a metal interconnection line of a node bar side is exposed.

9. A method of manufacturing an SRAM cell as claimed in claim 8 , wherein one metal plate is formed in each cell, the metal plate being in contact with an exposed metal interconnection line of the metal interconnection lines of the node side and the node bar side, the metal overlapping with another metal interconnection line of the node bar side or the node side which are opposite to the contacted metal interconnection line.

10. A method of manufacturing an SRAM cell as claimed in claim 1 , wherein step (9) is performed so that both a metal interconnection line of a node side and a metal interconnection line of a node bar side are exposed.

11. A method of manufacturing an SRAM cell as claimed in claim 10 , wherein two metal plates are formed in each cell, two metal plates being in contact with the exposed metal interconnection lines of the node side and the node bar side respectively, each metal plate overlapping with the metal interconnection line of the node side or the node bar side which are opposite to the contacted metal interconnection line, respectively.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2003
From: KIM, DO WOO; LEE, CHANG YEOL; GONG, MYEONG KOOK
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 014726/0165 →